**User's Manual** 



# 78K0/KD2

# **8-Bit Single-Chip Microcontrollers**

μ <b>PD78F0521</b>	μPD78F0521(A)	μ <b>PD78F0521(A2)</b>
μ <b>PD78F0522</b>	μ <b>PD78F0522(A)</b>	μPD78F0522(A2)
μ <b>PD78F0523</b>	μPD78F0523(A)	μPD78F0523(A2)
μ <b>PD78F0524</b>	μPD78F0524(A)	μPD78F0524(A2)
μ <b>PD78F0525</b>	μPD78F0525(A)	μPD78F0525(A2)
μ <b>PD78F0526</b>	μPD78F0526(A)	μPD78F0526(A2)
μ <b>PD78F0527</b>	μPD78F0527(A)	μPD78F0527(A2)
μPD78F0527D		

The  $\mu$ PD78F0527D has an on-chip debug function.

Do not use this product for mass production because its reliability cannot be guaranteed after the on-chip debug function has been used, due to issues with respect to the number of times the flash memory can be rewritten. NEC Electronics does not accept complaints concerning this product.

Document No. U17312EJ5V0UD00 (5th edition) Date Published November 2007 NS

© NEC Electronics Corporation 2005 Printed in Japan [MEMO]

#### **1** VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### **③** PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### **④** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### 5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### 6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

EEPROM is a registered trademark of NEC Electronics Corporation.

Windows and Windows NT are registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash<sup>®</sup> technology licensed from Silicon Storage Technology, Inc.

- The information in this document is current as of November, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

# INTRODUCTION

	Readers	This manual is intended for user engineers who wish to understand the functions of the 78K0/KD2 and design and develop application systems and programs for these devices.		
		The target products are as follows.		
<r> <r></r></r>		<ul> <li>78K0/KD2: μPD78F0521, 78F0522, 78F0523, 78F0524, 78F0525, 78F0526, 78F0527, 78F0527D, 78F0521(A), 78F0522(A), 78F0523(A), 78F0524(A), 78F0525(A), 78F0526(A), 78F0527(A), 78F0521(A2), 78F0522(A2), 78F0523(A2), 78F0524(A2), 78F0525(A2), 78F0526(A2), 78F0527(A2)</li> </ul>		
	Purpose	This manual is intended to give users an un <b>Organization</b> below.	nderstanding of the functions described in the	
	Organization	The 78K0/KD2 manual is separated into edition (common to the 78K0 microcontrolle	two parts: this manual and the instructions ers).	
		78K0/KD2	78K/0 Series	
		User's Manual	User's Manual	
		(This Manual)	Instructions	
		Pin functions	CPU functions	
		<ul> <li>Internal block functions</li> </ul>	<ul> <li>Instruction set</li> </ul>	
		Interrupts	<ul> <li>Explanation of each instruction</li> </ul>	
		<ul> <li>Other on-chip peripheral functions</li> </ul>		
		Electrical specifications		
	How to Read This Manual	It is assumed that the readers of this m engineering, logic circuits, and microcontro	nanual have general knowledge of electrical ollers.	
<r></r>		When using this manual as the man products:	ual for (A) grade products and (A2) grade	
		ightarrow Only the quality grade differs betwee	en standard products, (A) grade products, and	
		(A2) grade products. Read the part n	number as follows.	
		<ul> <li></li></ul>	78F0521(A2)	
		• μPD78F0522→ μPD78F0522(A), 7		
		• μPD78F0523→ μPD78F0523(A), 7		
		• $\mu$ PD78F0524 $\rightarrow$ $\mu$ PD78F0524(A), 7		
		<ul> <li></li></ul>		
		• $\mu$ PD78F0526 $\rightarrow$ $\mu$ PD78F0526(A), 78F0526(A2)		
		• $\mu$ PD78F0527 $\rightarrow$ $\mu$ PD78F0527(A), 7		
		<ul> <li>To gain a general understanding of func-</li> <li>Bead this manual in the order of the</li> </ul>	e <b>CONTENTS</b> . The mark " <r>" shows major</r>	
			-	
		revised points. The revised points can be easily searched by copying an " <r>" in the PDF file and specifying it in the "Find what:" field.</r>		

	reserved word in th #pragma sfr directive • To check the details of a → See <b>APPENDIX C R</b> • To know details of the 78	nclosed in angle brackets, the bit name is defined as a le RA78K0, and is defined as an sfr variable using the in the CC78K0. a register when you know the register name:
Conventions	Data significance: Active low representations: <b>Note:</b> <b>Caution:</b> <b>Remark:</b> Numerical representations:	Higher digits on the left and lower digits on the right $\overline{\times\times\times}$ (overscore over pin and signal name) Footnote for item marked with <b>Note</b> in the text Information requiring particular attention Supplementary information Binary×××× or ××××B Decimal××××H
Related Documents		licated in this publication may include preliminary versions.

#### **Documents Related to Devices**

Document Name	Document No.
78K0/KD2 User's Manual	This manual
78K/0 Series Instructions User's Manual	U12326E
78K0/Kx2 Flash Memory Programming (Programmer) Application Note	U17739E
78K0/Kx2 Flash Memory Self Programming User's Manual <sup>Note</sup>	U17516E
78K0/Kx2 EEPROM <sup>™</sup> Emulation Application Note <sup>Note</sup>	U17517E

Note This document is under engineering management. For details, consult an NEC Electronics sales representative.

# Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

#### Documents Related to Development Tools (Software) (User's Manuals)

Document Name		Document No.
RA78K0 Ver. 3.80 Assembler Package	Operation	U17199E
	Language	U17198E
	Structured Assembly Language	U17197E
CC78K0 Ver. 3.70 C Compiler	Operation	U17201E
	Language	U17200E
SM+ System Simulator	Operation	U17246E
	External Part User Open Interface Specifications	U17247E
ID78K0-QB Ver. 2.90 Integrated Debugger	Operation	U17437E
PM+ Ver. 5.20		U16934E

# Documents Related to Development Tools (Hardware) (User's Manuals)

Document Name	Document No.
QB-78K0KX2 In-Circuit Emulator	U17341E
QB-78K0MINI On-Chip Debug Emulator	U17029E
QB-MINI2 On-Chip Debug Emulator with Programming Function	U18371E

# Documents Related to Flash Memory Programming (User's Manuals)

Document Name	Document No.
PG-FP4 Flash Memory Programmer	U15260E
PG-FPL3 Flash Memory Programmer	U17454E

#### **Other Documents**

<R>

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

# Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

# CONTENTS

CHAPTER 1 OUTLINE	18
1.1 Features	
1.2 Applications	
1.3 Ordering Information	
1.4 Pin Configuration (Top View)	
1.5 78K0/Kx2 Microcontroller Lineup	
1.6 Block Diagram	
1.7 Outline of Functions	
CHAPTER 2 PIN FUNCTIONS	31
2.1 Pin Function List	
2.2 Description of Pin Functions	
2.2.1 P00 to P03 (port 0)	
2.2.2 P10 to P17 (port 1)	
2.2.3 P20 to P27 (port 2)	
2.2.4 P30 to P33 (port 3)	
2.2.5 P40, P41 (port 4)	
2.2.6 P60 to P63 (port 6)	
2.2.7 P70 to P77 (port 7)	
2.2.8 P120 to P124 (port 12)	
2.2.9 P130 (port 13)	
2.2.10 P140 (port 14)	
2.2.11 AVREF	
2.2.12 AVss	
2.2.13 RESET	
2.2.14 REGC	
2.2.15 VDD	
2.2.16 Vss	
2.2.17 FLMD0	
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	40
CHAPTER 3 CPU ARCHITECTURE	44
3.1 Memory Space	
3.1.1 Internal program memory space	55
3.1.2 Memory bank (µPD78F0526, 78F0527, and 78F0527D only)	
3.1.3 Internal data memory space	
3.1.4 Special function register (SFR) area	
3.1.5 Data memory addressing	58
3.2 Processor Registers	65
3.2.1 Control registers	65
3.2.2 General-purpose registers	69
3.2.3 Special function registers (SFRs)	

3.3 Instruc	tion Address Addressing	75
3.3.1	Relative addressing	. 75
3.3.2	Immediate addressing	.76
3.3.3	Table indirect addressing	. 77
3.3.4	Register addressing	. 77
3.4 Operar	d Address Addressing	78
3.4.1	Implied addressing	. 78
3.4.2	Register addressing	. 79
3.4.3	Direct addressing	. 80
3.4.4	Short direct addressing	81
3.4.5	Special function register (SFR) addressing	. 82
3.4.6	Register indirect addressing	83
3.4.7	Based addressing	. 84
3.4.8	Based indexed addressing	85
3.4.9	Stack addressing	86
CHAPTER 4	MEMORY BANK SELECT FUNCTION ( $\mu$ PD78F0526, 78F0527, AND 78F0527D	
	ONLY)	87
4.1 Memor	y Bank	87
4.2 Differe	nce in Representation of Memory Space	88
4.3 Memor	y Bank Select Register (BANK)	89
4.4 Selecti	ng Memory Bank	90
4.4.1	Referencing values between memory banks	. 90
4.4.2	Branching instruction between memory banks	. 92
4.4.3	Subroutine call between memory banks	. 94
4.4.4	Instruction branch to bank area by interrupt	96
CHAPTER 5	PORT FUNCTIONS	98
5 1 Port Fu	inctions	98
	onfiguration1	
	Port 0	
	Port 1	
	Port 2	
	Port 3	
	Port 4	
	Port 6	
	Port 7	
	Port 12	
5.2.9	Port 13	120
	D Port 14	
5.3 Registe	ers Controlling Port Function1	22
-	inction Operations1	
	Writing to I/O port	
5.4.2	Reading from I/O port	127
5.4.3	Operations on I/O port	127
5.5 Setting	s of Port Mode Register and Output Latch When Using Alternate Function1	28
5.6 Caution	ns on 1-Bit Manipulation Instruction for Port Register n (Pn) 1	30

CHAP	TER 6 CLOCK GENERATOR	131
6.1	Functions of Clock Generator	131
6.2	Configuration of Clock Generator	132
6.3	Registers Controlling Clock Generator	134
6.4	System Clock Oscillator	143
	6.4.1 X1 oscillator	143
	6.4.2 XT1 oscillator	143
	6.4.3 When subsystem clock is not used	146
	6.4.4 Internal high-speed oscillator	
	6.4.5 Internal low-speed oscillator	
	6.4.6 Prescaler	
	Clock Generator Operation	
6.6	Controlling Clock	
	6.6.1 Example of controlling high-speed system clock	
	6.6.2 Example of controlling internal high-speed oscillation clock	
	6.6.3 Example of controlling subsystem clock	
	6.6.4 Example of controlling internal low-speed oscillation clock	
	6.6.5 Clocks supplied to CPU and peripheral hardware 6.6.6 CPU clock status transition diagram	
	6.6.7 Condition before changing CPU clock and processing after changing CPU clock	
	6.6.8 Time required for switchover of CPU clock and processing after changing CPO clock	
	6.6.9 Conditions before clock oscillation is stopped	
	6.6.10 Peripheral hardware and source clocks	
	TER 7 16-BIT TIMER/EVENT COUNTER 00	
7.1	Functions of 16-Bit Timer/Event Counter 00	168
7.1 7.2	Functions of 16-Bit Timer/Event Counter 00 Configuration of 16-Bit Timer/Event Counter 00	168 169
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00 Configuration of 16-Bit Timer/Event Counter 00 Registers Controlling 16-Bit Timer/Event Counter 00	168 169 174
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00 Configuration of 16-Bit Timer/Event Counter 00 Registers Controlling 16-Bit Timer/Event Counter 00 Operation of 16-Bit Timer/Event Counter 00	168 169 174 182
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00 Configuration of 16-Bit Timer/Event Counter 00 Registers Controlling 16-Bit Timer/Event Counter 00 Operation of 16-Bit Timer/Event Counter 00 7.4.1 Interval timer operation	
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00 Configuration of 16-Bit Timer/Event Counter 00 Registers Controlling 16-Bit Timer/Event Counter 00 Operation of 16-Bit Timer/Event Counter 00 7.4.1 Interval timer operation 7.4.2 Square wave output operation	
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00 Configuration of 16-Bit Timer/Event Counter 00 Registers Controlling 16-Bit Timer/Event Counter 00 Operation of 16-Bit Timer/Event Counter 00 7.4.1 Interval timer operation 7.4.2 Square wave output operation 7.4.3 External event counter operation	<b>168</b> 169 174 182 182 185 185
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00 Configuration of 16-Bit Timer/Event Counter 00 Registers Controlling 16-Bit Timer/Event Counter 00 Operation of 16-Bit Timer/Event Counter 00 7.4.1 Interval timer operation 7.4.2 Square wave output operation 7.4.3 External event counter operation 7.4.4 Operation in clear & start mode entered by TI000 pin valid edge input	<b>168</b> 169 174 182 182 185 185 188 188
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00 Configuration of 16-Bit Timer/Event Counter 00 Registers Controlling 16-Bit Timer/Event Counter 00 Operation of 16-Bit Timer/Event Counter 00 7.4.1 Interval timer operation 7.4.2 Square wave output operation 7.4.3 External event counter operation	168 169 174 182 182 185 185 188 191 204
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00         Configuration of 16-Bit Timer/Event Counter 00         Registers Controlling 16-Bit Timer/Event Counter 00         Operation of 16-Bit Timer/Event Counter 00         7.4.1 Interval timer operation	168 169 174 182 182 182 185 188 191 204 213
7.1 7.2 7.3	Functions of 16-Bit Timer/Event Counter 00	168 169 174 182 182 185 185 188 191 204 213 216
7.1 7.2 7.3 7.4	Functions of 16-Bit Timer/Event Counter 00	168 169 174 182 182 182 185 185 188 191 204 213 216 221
7.1 7.2 7.3 7.4	Functions of 16-Bit Timer/Event Counter 00	168 169 174 182 182 185 185 188 191 204 213 216 221 229
7.1 7.2 7.3 7.4	Functions of 16-Bit Timer/Event Counter 00	168 169 174 182 182 185 185 185 188 191 204 213 216 221 229 229
7.1 7.2 7.3 7.4	Functions of 16-Bit Timer/Event Counter 00	168 169 174 182 182 182 185 185 188 191 204 213 216 221 229 229
7.1 7.2 7.3 7.4 7.5 7.5	Functions of 16-Bit Timer/Event Counter 00         Configuration of 16-Bit Timer/Event Counter 00         Registers Controlling 16-Bit Timer/Event Counter 00         Operation of 16-Bit Timer/Event Counter 00         7.4.1 Interval timer operation	168 169 174 182 182 185 185 185 188 191 204 213 216 221 229 229 229 229 229 229
7.1 7.2 7.3 7.4 7.5 7.5 7.6 CHAP	Functions of 16-Bit Timer/Event Counter 00	168 169 174 182 182 185 185 188 191 204 213 216 221 229 229 229 229 229 229 229 229 229
7.1 7.2 7.3 7.4 7.5 7.5 7.6 CHAP <sup>-</sup> 8.1	Functions of 16-Bit Timer/Event Counter 00	168 169 174 182 182 182 185 185 188 191 204 213 216 221 229 229 229 229 229 229 229 229 231

11.4.2 Setting overflow time of watchdog timer	8.4 Operations of 8-Bit Timer/Event Counters 50 and 51	
8.4.3 Square-wave output operation	8.4.1 Operation as interval timer	243
8.4.4 PWM output operation       247         8.5 Cautions for 8-Bit Timer/Event Counters 50 and 51       251         CHAPTER 9 8-BIT TIMERS H0 AND H1.       252         9.1 Functions of 8-Bit Timers H0 and H1       252         9.3 Registers Controlling 8-Bit Timers H0 and H1       255         9.4 Operation of 8-Bit Timers H0 and H1       256         9.4 Operation as interval timer/square-wave output       266         9.4.1 Operation as interval timer/square-wave output       266         9.4.2 Operation as PWM output       266         9.4.3 Carrier generator operation (8-bit timer H1 only)       277         CHAPTER 10 WATCH TIMER       276         10.1 Functions of Watch Timer       276         10.2 Configuration of Watch Timer       276         10.3 Register Controlling Watch Timer       276         10.4 Watch Timer operation       282         10.4.1 Watch timer operation       282         10.4.2 Unterval timer operation       282         10.4.3 Unterch DOG TIMER       284         11.4 Functions of Watch Timer       286         11.4 Operation of Watch Timer       286         11.4 Operation of Watch Gimer       286         11.4 Operation of Watch Gimer       286         11.4 Operation of Watch Gimer       286	8.4.2 Operation as external event counter	245
8.5 Cautions for 8-Bit Timer/Event Counters 50 and 51       251         CHAPTER 9       8-Bit Timers H0 and H1       252         9.1 Functions of 8-Bit Timers H0 and H1       252         9.2 Configuration of 8-Bit Timers H0 and H1       252         9.3 Registers Controlling 8-Bit Timers H0 and H1       256         9.4 Operation of 8-Bit Timers H0 and H1       266         9.4.1 Operation as interval timer/square-wave output       266         9.4.2 Operation as PWM output       266         9.4.3 Carrier generator operation (8-bit timer H1 only)       271         CHAPTER 10 WATCH TIMER       276         10.1 Functions of Watch Timer       276         10.2 Configuration of Watch Timer       276         10.3 Register Controlling Watch Timer       276         10.4 Watch Timer Operations       286         10.4.1 Watch timer operation       286         10.4.2 Interval timer operation       286         10.4.3 Linterval timer operation       286         10.5 Cautions for Watch Timer       286         11.4 Ductions of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.1 Controlling operatio	8.4.3 Square-wave output operation	246
CHAPTER 9 8-BIT TIMERS H0 AND H1.       252         9.1 Functions of 8-Bit Timers H0 and H1       252         9.2 Configuration of 8-Bit Timers H0 and H1       252         9.3 Registers Controlling 8-Bit Timers H0 and H1       256         9.4 Operation of 8-Bit Timers H0 and H1       256         9.4 Operation as interval timer/square-wave output       266         9.4.1 Operation as interval timer/square-wave output       266         9.4.2 Operation as PWM output.       266         9.4.3 Carrier generator operation (8-bit timer H1 only)       271         CHAPTER 10 WATCH TIMER.       276         10.1 Functions of Watch Timer       276         10.2 Configuration of Watch Timer       276         10.3 Register Controlling Watch Timer       276         10.4 Watch Timer Operation       286         10.4.1 Watch timer operation       286         10.4.2 Interval timer operation       286         10.5 Cautions for Watch Timer       286         11.5 Cautions for Watch Timer       286         11.4 Configuration of Watchdog Timer       286         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.2 Setting overflow time of w	8.4.4 PWM output operation	247
9.1 Functions of 8-Bit Timers H0 and H1       252         9.2 Configuration of 8-Bit Timers H0 and H1       252         9.3 Registers Controlling 8-Bit Timers H0 and H1       256         9.4 Operation of 8-Bit Timers H0 and H1       266         9.4.1 Operation as interval timer/square-wave output       266         9.4.2 Operation as interval timer/square-wave output       266         9.4.3 Carrier generator operation (8-bit timer H1 only)       271         CHAPTER 10 WATCH TIMER.         276       10.1 Functions of Watch Timer       276         10.2 Configuration of Watch Timer       276       276         10.3 Register Controlling Watch Timer       286       10.4.1 Watch timer operation       286         10.4.4 Watch Timer operation       286       10.4.2 Interval timer operation       286         10.4.2 Interval timer operation       286       10.4.2 Interval timer operation       286         10.5 Cautions for Watch dog Timer       286       286       11.1 Functions of Watchdog Timer       286         11.4 Configuration of Watchdog Timer       286       286       11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286       286       11.4 Operation of Watchdog Timer       286         11.4.2 Setting overflow time of watchdog timer	8.5 Cautions for 8-Bit Timer/Event Counters 50 and 51	251
9.2 Configuration of 8-Bit Timers H0 and H1       252         9.3 Registers Controlling 8-Bit Timers H0 and H1       256         9.4 Operation of 8-Bit Timers H0 and H1       262         9.4.1 Operation as interval timer/square-wave output       266         9.4.2 Operation as PWM output       266         9.4.3 Carrier generator operation (8-bit timer H1 only)       271         CHAPTER 10 WATCH TIMER         276       10.1 Functions of Watch Timer         277       10.2 Configuration of Watch Timer       276         10.2 Configuration of Watch Timer       276         10.3 Register Controlling Watch Timer       276         10.4 Watch Timer Operation       286         10.4.1 Watch timer operation       286         10.4.2 Interval timer operation       286         10.5 Cautions for Watch Timer       286         10.5 Cautions for Watch Timer       286         11.1 Functions of Watchdog Timer       286         11.2 Configuration of Watchdog Timer       286         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.2 Setting overflow time of watchdog timer       286         11.4.3 Setting window open period	CHAPTER 9 8-BIT TIMERS H0 AND H1	252
9.3 Registers Controlling 8-Bit Timers H0 and H1       256         9.4 Operation of 8-Bit Timers H0 and H1       262         9.4.1 Operation as interval timer/square-wave output       262         9.4.2 Operation as PWM output       266         9.4.3 Carrier generator operation (8-bit timer H1 only)       271         CHAPTER 10 WATCH TIMER         276       10.1 Functions of Watch Timer         277       10.2 Configuration of Watch Timer       276         10.2 Configuration of Watch Timer       276         10.3 Register Controlling Watch Timer       286         10.4 Watch Timer Operations       282         10.4.1 Watch timer operation       286         10.5 Cautions for Watch Timer       286         10.5 Cautions for Watch Timer       286         11.5 Cautions for Watch Timer       286         11.6 Configuration of Watchdog Timer       286         11.7 Functions of Watchdog Timer       286         11.8 Register Controlling Watchdog Timer       286         11.4 Operation of watchdog Timer       286         11.4.2 Setting overflow time of watchdog timer <t< td=""><td>9.1 Functions of 8-Bit Timers H0 and H1</td><td> 252</td></t<>	9.1 Functions of 8-Bit Timers H0 and H1	252
9.4 Operation of 8-Bit Timers H0 and H1	9.2 Configuration of 8-Bit Timers H0 and H1	
9.4.1 Operation as interval timer/square-wave output	9.3 Registers Controlling 8-Bit Timers H0 and H1	
9.4.2 Operation as PWM output       .266         9.4.3 Carrier generator operation (8-bit timer H1 only)       .271         CHAPTER 10 WATCH TIMER.       .276         10.1 Functions of Watch Timer       .276         10.2 Configuration of Watch Timer       .275         10.3 Register Controlling Watch Timer       .286         10.4 Watch Timer Operations       .286         10.4.1 Watch timer operation       .286         10.4.2 Interval timer operation       .286         10.5 Cautions for Watch Timer       .286         10.5 Cautions of Watchdog Timer       .286         11.1 Functions of Watchdog Timer       .286         11.3 Register Controlling Watchdog Timer       .286         11.4 Operation of Watchdog Timer       .286         11.4 Setting overflow time of watchdog timer       .286         11.4.1 Controlling operation of watchdog timer       .286         11.4.2 Setting overflow time of watchdog timer       .286         11.4.3 Setting window open period of watchdog timer       .286         11.4.3 Setting window open period		
9.4.3 Carrier generator operation (8-bit timer H1 only)       271         CHAPTER 10 WATCH TIMER       276         10.1 Functions of Watch Timer       276         10.2 Configuration of Watch Timer       276         10.3 Register Controlling Watch Timer       282         10.4 Watch Timer Operations       282         10.4.1 Watch timer operation       282         10.5 Cautions for Watch Timer       283         10.5 Cautions for Watch Timer       283         10.5 Cautions for Watch Timer       284         11.1 Functions of Watchdog Timer       284         11.1 Functions of Watchdog Timer       284         11.2 Configuration of Watchdog Timer       284         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.2 Setting overflow time of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Outpu	9.4.1 Operation as interval timer/square-wave output	
CHAPTER 10 WATCH TIMER.       276         10.1 Functions of Watch Timer       276         10.2 Configuration of Watch Timer.       276         10.3 Register Controlling Watch Timer       286         10.4 Watch Timer Operations       282         10.4.1 Watch timer operation       283         10.4.2 Interval timer operation       286         10.5 Cautions for Watch Timer       286         10.5 Cautions for Watch Timer       286         11.1 Functions of Watchdog Timer       286         11.2 Configuration of Watchdog Timer       286         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       287         11.4.1 Controlling watchdog Timer       286         11.4.2 Setting overflow time of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       291         12.2 Configuration of Clock Output Con	9.4.2 Operation as PWM output	
10.1 Functions of Watch Timer       276         10.2 Configuration of Watch Timer       276         10.3 Register Controlling Watch Timer       280         10.4 Watch Timer Operations       282         10.4.1 Watch timer operation       282         10.4.2 Interval timer operation       282         10.5 Cautions for Watch Timer       283         CHAPTER 11 WATCHDOG TIMER       284         11.1 Functions of Watchdog Timer       284         11.2 Configuration of Watchdog Timer       284         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.1 Controlling watchdog Timer       286         11.4.2 Setting overflow time of watchdog timer       287         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         12.1 Functions of Clock Output Controller       291	9.4.3 Carrier generator operation (8-bit timer H1 only)	271
10.1 Functions of Watch Timer       276         10.2 Configuration of Watch Timer       276         10.3 Register Controlling Watch Timer       280         10.4 Watch Timer Operations       282         10.4.1 Watch timer operation       282         10.4.2 Interval timer operation       282         10.5 Cautions for Watch Timer       283         CHAPTER 11 WATCHDOG TIMER       284         11.1 Functions of Watchdog Timer       284         11.2 Configuration of Watchdog Timer       284         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.1 Controlling watchdog Timer       286         11.4.2 Setting overflow time of watchdog timer       287         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         12.1 Functions of Clock Output Controller       291		
10.2 Configuration of Watch Timer       275         10.3 Register Controlling Watch Timer       280         10.4 Watch Timer Operations       282         10.4.1 Watch timer operation       282         10.4.2 Interval timer operation       282         10.5 Cautions for Watch Timer       283         CHAPTER 11 WATCHDOG TIMER       284         11.1 Functions of Watchdog Timer       284         11.2 Configuration of Watchdog Timer       284         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.1 Controlling operation of watchdog timer       287         11.4.2 Setting overflow time of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.1 Functions of Clock Output Controller       291         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       291	CHAPTER 10 WATCH TIMER	
10.3 Register Controlling Watch Timer       280         10.4 Watch Timer Operations       282         10.4.1 Watch timer operation       282         10.4.2 Interval timer operation       282         10.4.2 Interval timer operation       282         10.5 Cautions for Watch Timer       283         CHAPTER 11 WATCHDOG TIMER       284         11.1 Functions of Watchdog Timer       284         11.2 Configuration of Watchdog Timer       284         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.2 Setting overflow time of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       292	10.1 Functions of Watch Timer	
10.4 Watch Timer Operations28210.4.1 Watch timer operation28210.4.2 Interval timer operation28210.5 Cautions for Watch Timer283CHAPTER 11 WATCHDOG TIMER28411.1 Functions of Watchdog Timer28411.2 Configuration of Watchdog Timer28511.3 Register Controlling Watchdog Timer28611.4 Operation of Watchdog Timer28611.4 Operation of Watchdog Timer28711.4.1 Controlling operation of watchdog Timer28611.4.3 Setting overflow time of watchdog timer28611.4.3 Setting window open period of watchdog timer28611.4.3 Setting window open period of watchdog timer28611.4.1 Functions of Clock Output Controller29112.1 Functions of Clock Output Controller29112.2 Configuration of Clock Output Controller292	10.2 Configuration of Watch Timer	
10.4.1 Watch timer operation       282         10.4.2 Interval timer operation       282         10.5 Cautions for Watch Timer       283         CHAPTER 11 WATCHDOG TIMER         284       11.1 Functions of Watchdog Timer       284         11.2 Configuration of Watchdog Timer       284         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4 Operation of Watchdog Timer       286         11.4.1 Controlling operation of watchdog timer       287         11.4.2 Setting overflow time of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       292	10.3 Register Controlling Watch Timer	
10.4.2 Interval timer operation       282         10.5 Cautions for Watch Timer       283         CHAPTER 11 WATCHDOG TIMER       284         11.1 Functions of Watchdog Timer       284         11.2 Configuration of Watchdog Timer       286         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       287         11.4.1 Controlling operation of watchdog timer       287         11.4.2 Setting overflow time of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.2 CLOCK OUTPUT CONTROLLER       291         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       292	10.4 Watch Timer Operations	
10.5 Cautions for Watch Timer.       283         CHAPTER 11 WATCHDOG TIMER.       284         11.1 Functions of Watchdog Timer.       284         11.2 Configuration of Watchdog Timer.       285         11.3 Register Controlling Watchdog Timer.       286         11.4 Operation of Watchdog Timer.       287         11.4.1 Controlling operation of watchdog timer.       287         11.4.2 Setting overflow time of watchdog timer.       286         11.4.3 Setting window open period of watchdog timer.       286         CHAPTER 12 CLOCK OUTPUT CONTROLLER.       291         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       292	10.4.1 Watch timer operation	
CHAPTER 11 WATCHDOG TIMER.       284         11.1 Functions of Watchdog Timer.       284         11.2 Configuration of Watchdog Timer       285         11.3 Register Controlling Watchdog Timer.       286         11.4 Operation of Watchdog Timer.       287         11.4.1 Controlling operation of watchdog timer.       287         11.4.2 Setting overflow time of watchdog timer.       286         11.4.3 Setting window open period of watchdog timer.       286         CHAPTER 12 CLOCK OUTPUT CONTROLLER.       291         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       291	10.4.2 Interval timer operation	
11.1 Functions of Watchdog Timer.       284         11.2 Configuration of Watchdog Timer.       285         11.3 Register Controlling Watchdog Timer.       286         11.4 Operation of Watchdog Timer.       287         11.4.1 Controlling operation of watchdog timer.       287         11.4.2 Setting overflow time of watchdog timer.       286         11.4.3 Setting window open period of watchdog timer.       286         11.4.3 Setting window open period of watchdog timer.       286         11.4.3 Setting window open period of watchdog timer.       286         11.4.3 Setting window open period of watchdog timer.       286         12.1 Functions of Clock Output Controller.       291         12.2 Configuration of Clock Output Controller       292	10.5 Cautions for Watch Timer	283
11.2 Configuration of Watchdog Timer       285         11.3 Register Controlling Watchdog Timer       286         11.4 Operation of Watchdog Timer       287         11.4.1 Controlling operation of watchdog timer       287         11.4.2 Setting overflow time of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         11.4.3 Setting window open period of watchdog timer       286         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       292	CHAPTER 11 WATCHDOG TIMER	
11.3 Register Controlling Watchdog Timer.       286         11.4 Operation of Watchdog Timer.       287         11.4.1 Controlling operation of watchdog timer.       287         11.4.2 Setting overflow time of watchdog timer.       288         11.4.3 Setting window open period of watchdog timer.       288         CHAPTER 12 CLOCK OUTPUT CONTROLLER.       291         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       292	11.1 Functions of Watchdog Timer	
11.4 Operation of Watchdog Timer       287         11.4.1 Controlling operation of watchdog timer       287         11.4.2 Setting overflow time of watchdog timer       288         11.4.3 Setting window open period of watchdog timer       288         CHAPTER 12 CLOCK OUTPUT CONTROLLER       291         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       292	11.2 Configuration of Watchdog Timer	
11.4 Operation of Watchdog Timer       287         11.4.1 Controlling operation of watchdog timer       287         11.4.2 Setting overflow time of watchdog timer       288         11.4.3 Setting window open period of watchdog timer       288         CHAPTER 12 CLOCK OUTPUT CONTROLLER       291         12.1 Functions of Clock Output Controller       291         12.2 Configuration of Clock Output Controller       292	11.3 Register Controlling Watchdog Timer	
11.4.2 Setting overflow time of watchdog timer		
11.4.2 Setting overflow time of watchdog timer	11.4.1 Controlling operation of watchdog timer	
CHAPTER 12 CLOCK OUTPUT CONTROLLER	11.4.2 Setting overflow time of watchdog timer	
12.1 Functions of Clock Output Controller	11.4.3 Setting window open period of watchdog timer	289
12.2 Configuration of Clock Output Controller	CHAPTER 12 CLOCK OUTPUT CONTROLLER	291
12.2 Configuration of Clock Output Controller	12.1 Functions of Clock Output Controller	
	12.2 Configuration of Clock Output Controller	
12.3 Registers Controlling Clock Output Controller	12.3 Registers Controlling Clock Output Controller	
12.4 Operations of Clock Output Controller		
CHAPTER 13 A/D CONVERTER	CHAPTER 13 A/D CONVERTER	295
13.1 Function of A/D Converter	13.1 Function of A/D Converter	
13.2 Configuration of A/D Converter		
13.3 Registers Used in A/D Converter		
13.4 A/D Converter Operations	•	

	13.4.1 Basic operations of A/D converter	
	13.4.2 Input voltage and conversion results	
	13.4.3 A/D converter operation mode	
13.5	How to Read A/D Converter Characteristics Table	
13.6	Cautions for A/D Converter	
СНАРТ	ER 14 SERIAL INTERFACE UART0	
1/1	Functions of Serial Interface UART0	317
	Configuration of Serial Interface UART0	
	Registers Controlling Serial Interface UART0	
	Operation of Serial Interface UART0	
	14.4.1 Operation stop mode	
	14.4.2 Asynchronous serial interface (UART) mode	
	14.4.3 Dedicated baud rate generator	
	14.4.4 Calculation of baud rate	
СНАРТ	ER 15 SERIAL INTERFACE UART6	
	Functions of Serial Interface UART6	
15.2	Configuration of Serial Interface UART6	
	Registers Controlling Serial Interface UART6	
	Operation of Serial Interface UART6	
	15.4.1 Operation stop mode	
	15.4.2 Asynchronous serial interface (UART) mode	
	15.4.3 Dedicated baud rate generator	
	15.4.4 Calculation of baud rate	
СНАРТ	ER 16 SERIAL INTERFACE CSI10	
16.1	Functions of Serial Interface CSI10	
16.2	Configuration of Serial Interface CSI10	
16.3	Registers Controlling Serial Interface CSI10	
	Operation of Serial Interface CSI10	
	16.4.1 Operation stop mode	
	16.4.2 3-wire serial I/O mode	
СНАРТ	ER 17 SERIAL INTERFACE IIC0	395
17.1	Functions of Serial Interface IIC0	
	Configuration of Serial Interface IIC0	
	Registers to Control Serial Interface IIC0	
17.4	I <sup>2</sup> C Bus Mode Functions	414
	17.4.1 Pin configuration	
17.5	I <sup>2</sup> C Bus Definitions and Control Methods	
	17.5.1 Start conditions	
	17.5.2 Addresses	
	17.5.3 Transfer direction specification	
	17.5.4 ACK	
	17.5.5 Stop condition	418

17.5.6 Wait	419
17.5.7 Canceling wait	
17.5.8 Interrupt request (INTIIC0) generation timing and wait control	421
17.5.9 Address match detection method	
17.5.10 Error detection	
17.5.11 Extension code	
17.5.12 Arbitration	
17.5.13 Wakeup function	
17.5.14 Communication reservation	
17.5.15 Cautions	
17.5.16 Communication operations	
17.5.17 Timing of I <sup>2</sup> C interrupt request (INTIIC0) occurrence	
17.6 Timing Charts	
<ul> <li>CHAPTER 18 MULTIPLIER/DIVIDER (μPD78F0524, 78F0525, 78F0526, 78F0527, A ONLY)</li></ul>	466 466
18.3 Register Controlling Multiplier/Divider	
18.4 Operations of Multiplier/Divider	
18.4.1 Multiplication operation	
18.4.2 Division operation	
CHAPTER 19 INTERRUPT FUNCTIONS	475
19.1 Interrupt Function Types	
19.2 Interrupt Sources and Configuration	475
19.3 Registers Controlling Interrupt Functions	479
19.4 Interrupt Servicing Operations	487
19.4.1 Maskable interrupt acknowledgement	
19.4.2 Software interrupt request acknowledgement	
19.4.3 Multiple interrupt servicing	490
19.4.4 Interrupt request hold	493
CHAPTER 20 KEY INTERRUPT FUNCTION	494
20.1 Functions of Key Interrupt	
20.2 Configuration of Key Interrupt	
20.3 Register Controlling Key Interrupt	495
CHAPTER 21 STANDBY FUNCTION	496
21.1 Standby Function and Configuration	
21.1.1 Standby function	
21.1.2 Registers controlling standby function	
21.2 Standby Function Operation	
21.2.1 HALT mode	
21.2.2 STOP mode	504

CHAPTER 22 RESET FUNCTION	510
22.1 Register for Confirming Reset Source	518
CHAPTER 23 POWER-ON-CLEAR CIRCUIT	519
23.1 Functions of Power-on-Clear Circuit	510
23.2 Configuration of Power-on-Clear Circuit	
23.3 Operation of Power-on-Clear Circuit	
23.4 Cautions for Power-on-Clear Circuit	
CHAPTER 24 LOW-VOLTAGE DETECTOR	525
24.1 Functions of Low-Voltage Detector	525
24.2 Configuration of Low-Voltage Detector	
24.3 Registers Controlling Low-Voltage Detector	
24.4 Operation of Low-Voltage Detector	
24.4.1 When used as reset	
24.4.2 When used as interrupt	
24.5 Cautions for Low-Voltage Detector	540
CHAPTER 25 OPTION BYTE	543
25.1 Functions of Option Bytes	543
25.2 Format of Option Byte	
CHAPTER 26 FLASH MEMORY	548
26.1 Internal Memory Size Switching Register	548
26.2 Internal Expansion RAM Size Switching Register	
26.3 Writing with Flash Memory Programmer	
26.4 Programming Environment	
26.5 Communication Mode	554
26.6 Handling of Pins on Board	556
26.6.1 FLMD0 pin	556
26.6.2 Serial interface pins	556
26.6.3 RESET pin	558
26.6.4 Port pins	558
26.6.5 REGC pin	558
26.6.6 Other signal pins	558
26.6.7 Power supply	
26.7 Programming Method	
26.7.1 Controlling flash memory	
26.7.2 Flash memory programming mode	
26.7.3 Selecting communication mode	
26.7.4 Communication commands	
26.8 Security Settings	
26.9 Processing Time for Each Command When PG-FP4 Is Used (Reference)	565
76 JU Flach Momory Drogramming by Solf-Drogramming	
26.10 Flash Memory Programming by Self-Programming 26.10.1 Boot swap function	

CHAPTER 27 ON-CHIP DEBUG FUNCTION (µPD78F0527D ONLY)	576
27.1 Connecting QB-78K0MINI or QB-MINI2 to $\mu$ PD78F0513D	576
27.2 Reserved Area Used by QB-78K0MINI and QB-MINI2	
CHAPTER 28 INSTRUCTION SET	579
28.1 Conventions Used in Operation List	579
28.1.1 Operand identifiers and specification methods	
28.1.2 Description of operation column	
28.1.3 Description of flag operation column	
28.2 Operation List	
28.3 Instructions Listed by Addressing Type	
CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS)	502
CHAFTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS)	
CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A) GRADE PRODUCTS)	614
CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS:	
TA = $-40$ to +110°C)	624
TA = -40 t0 + 110 C	
CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS:	
T <sub>A</sub> = -40 to +125°C)	655
CHARTER 22 RACKAGE DRAWINGS	676
CHAPTER 33 PACKAGE DRAWINGS	676
CHAPTER 33 PACKAGE DRAWINGS CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	
	678
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	678 679
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	678 679 679
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	678 679 679
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	678 679 679 680
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 35 CAUTIONS FOR WAIT	678 679 679 680 681
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	678 679 679 680 681
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 35 CAUTIONS FOR WAIT	678 679 680 681 685 685
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 35 CAUTIONS FOR WAIT	678 679 680 681 685 685
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 35 CAUTIONS FOR WAIT	678 679 680 681 685 685 686
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 35 CAUTIONS FOR WAIT	678 679 680 681 685 685 686 687
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	678 679 680 681 685 685 687 687
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 35 CAUTIONS FOR WAIT	
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	678 679 679 680 681 685 685 685 685 687 687 687 687 688 688 688
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 35 CAUTIONS FOR WAIT	678 679 679 680 681 685 685 685 685 687 687 687 687 688 688 688

APPENDIX C REGISTER INDEX	691
C.1 Register Index (In Alphabetical Order with Respect to Register Names)	691
C.2 Register Index (In Alphabetical Order with Respect to Register Symbol)	695
APPENDIX D LIST OF CAUTIONS	699
APPENDIX E REVISION HISTORY	722
E.1 Major Revisions in This Edition	722
E.2 Revision History of Preceding Editions	726

# **CHAPTER 1 OUTLINE**

#### 1.1 Features

- O Minimum instruction execution time can be changed from high speed (0.1 μs: @ 20 MHz operation with high-speed system clock) to ultra low-speed (122 μs: @ 32.768 kHz operation with subsystem clock)
- O General-purpose register: 8 bits  $\times$  32 registers (8 bits  $\times$  8 registers  $\times$  4 banks)

#### O ROM, RAM capacities

Iter	n Program Me	mory	Data Memory						
Part Number	(ROM)		Internal High-Speed RAM <sup>Note</sup>	Internal Expansion RAM <sup>Note</sup>					
μPD78F0521	Flash memory <sup>Note</sup>	16 KB	768 bytes	-					
μPD78F0522		24 KB	1 KB						
μPD78F0523		32 KB							
μPD78F0524		48 KB		1 KB					
μPD78F0525		60 KB		2 KB					
μPD78F0526		96 KB		4 KB					
μPD78F0527, 78F0527D		128 KB		6 KB					

- Note The internal flash memory, internal high-speed RAM capacities, and internal expansion RAM capacities can be changed using the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS). For IMS and IXS, see 26.1 Memory Size Switching Register and 26.2 Internal Expansion RAM Size Switching Register.
- O On-chip single-power-supply flash memory
- O Self-programming (with boot swap function)
- On-chip debug function (µPD78F0527D only)<sup>№™</sup>
- O On-chip power-on-clear (POC) circuit and low-voltage detector (LVI)
- O On-chip watchdog timer (operable with the on-chip internal low-speed oscillation clock)

O On-chip multiplier/divider (16 bits  $\times$  16 bits, 32 bits / 16 bits)

(µPD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only)

- O On-chip key interrupt function
- On-chip clock output controller
- O I/O ports: 45 (N-ch open drain: 4)
- O Timer: 7 channels
  - 16-bit timer/event counter: 1 channel
  - 8-bit timer/event counter: 2 channels
  - 8-bit timer: 2 channels
  - Watch timer: 1 channel
  - Watchdog timer: 1 channel
- **Note** The μPD78F0527D has an on-chip debug function. Do not use this product for mass production because its reliability cannot be guaranteed after the on-chip debug function has been used, from the viewpoint of the restriction on the number of times the flash memory can be rewritten. NEC Electronics does not accept any complaint about this product.

O Serial interface: 3 channels		
<ul> <li>UART (LIN (Local Interconnect Network)</li> </ul>	etwork)-bus supported	d: 1 channel
• CSI/UART <sup>Note</sup> :		1 channel
• I <sup>2</sup> C:		1 channel
O 10-bit resolution A/D converter (AVR	ef = 2.3 to 5.5 V):	8 channels
O Power supply voltage		
<ul> <li>Standard products, (A) grade prod</li> </ul>	lucts: VDD = 1.8 to 5.	5 V
(A2) grade products:	VDD = 2.7 to 5.	5 V
<ul> <li>Operating ambient temperature</li> </ul>		
<ul> <li>Standard products, (A) grade prod</li> </ul>	lucts: $T_A = -40$ to +8	5°C
<ul> <li>(A2) grade products:</li> </ul>	$T_{A} = -40 \text{ to } +1$	10°C, T <sub>A</sub> = -40 to +125°0

<R>

<R>

**Note** Select either of the functions of these alternate-function pins.

# **1.2 Applications**

- O Automotive equipment (compatible (A) and (A2) grade products)
  - System control for body electricals (power windows, keyless entry reception, etc.)
  - Sub-microcontrollers for control

O Car audio

- O AV equipment, home audio
- O PC peripheral equipment (keyboards, etc.)
- O Household electrical appliances
  - Air conditioners
  - Microwave ovens, electric rice cookers
- O Industrial equipment
  - Pumps
  - Vending machines
  - FA (Factory Automation)

# **1.3 Ordering Information**

#### • Flash memory version

Part Number	Package	Quality Grade
μPD78F0521GB-UET-A	52-pin plastic LQFP (10 $ imes$ 10)	Standard
$\mu$ PD78F0522GB-UET-A	52-pin plastic LQFP (10 $ imes$ 10)	Standard
$\mu$ PD78F0523GB-UET-A	52-pin plastic LQFP (10 $ imes$ 10)	Standard
$\mu$ PD78F0524GB-UET-A	52-pin plastic LQFP (10 $ imes$ 10)	Standard
$\mu$ PD78F0525GB-UET-A	52-pin plastic LQFP (10 $ imes$ 10)	Standard
$\mu$ PD78F0526GB-UET-A	52-pin plastic LQFP (10 $ imes$ 10)	Standard
$\mu$ PD78F0527GB-UET-A	52-pin plastic LQFP (10 $ imes$ 10)	Standard
μPD78F0527DGB-UET-A <sup>№te</sup>	52-pin plastic LQFP (10 $ imes$ 10)	Standard
μPD78F0521GB(A)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0522GB(A)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0523GB(A)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0524GB(A)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0525GB(A)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0526GB(A)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0527GB(A)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0521GB(A2)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0522GB(A2)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0523GB(A2)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0524GB(A2)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0525GB(A2)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0526GB(A2)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
μPD78F0527GB(A2)-GAG-AX	52-pin plastic LQFP (10 $ imes$ 10)	Special
	μPD78F0521GB-UET-A μPD78F0522GB-UET-A μPD78F0523GB-UET-A μPD78F0524GB-UET-A μPD78F0525GB-UET-A μPD78F0525GB-UET-A μPD78F0527GB-UET-A μPD78F0527DGB-UET-A μPD78F0521GB(A)-GAG-AX μPD78F0523GB(A)-GAG-AX μPD78F0524GB(A)-GAG-AX μPD78F0525GB(A)-GAG-AX μPD78F0521GB(A2)-GAG-AX μPD78F0522GB(A2)-GAG-AX μPD78F0522GB(A2)-GAG-AX μPD78F0523GB(A2)-GAG-AX μPD78F0524GB(A2)-GAG-AX μPD78F0522GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX μPD78F0525GB(A2)-GAG-AX	$\mu$ PD78F0521GB-UET-A52-pin plastic LQFP (10 × 10) $\mu$ PD78F0522GB-UET-A52-pin plastic LQFP (10 × 10) $\mu$ PD78F0523GB-UET-A52-pin plastic LQFP (10 × 10) $\mu$ PD78F0523GB-UET-A52-pin plastic LQFP (10 × 10) $\mu$ PD78F0525GB-UET-A52-pin plastic LQFP (10 × 10) $\mu$ PD78F0525GB-UET-A52-pin plastic LQFP (10 × 10) $\mu$ PD78F0527GB-UET-A52-pin plastic LQFP (10 × 10) $\mu$ PD78F0522GB(A)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0522GB(A)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0523GB(A)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0525GB(A)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0522GB(A)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0522GB(A2)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0523GB(A2)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0523GB(A2)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0523GB(A2)-GAG-AX52-pin plastic LQFP (10 × 10) $\mu$ PD78F0525GB(A2)-GAG-AX52-pin plastic LQFP (10 × 10


**Note** The  $\mu$ PD78F0527D has an on-chip debug function. Do not use these products for mass production, because its reliability cannot be guaranteed after the on-chip debug function has been used, with respect to the number of times the flash memory can be rewritten. NEC Electronics does not accept complaints about these products.

**Remark** Products with –A and –AX at the end of the part number are lead-free products.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

# 1.4 Pin Configuration (Top View)

• 52-pin plastic LQFP (10 × 10)



Note µPD78F0527D (product with on-chip debug function) only

Cautions 1. Make AVss the same potential as Vss.

- 2. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F: recommended).
- 3. ANI0/P20 to ANI7/P27 are set in the analog input mode after release of reset.

# **Pin Identification**

ANI0 to ANI7:	Analog input	P70 to P77:	Port 7
AVREF:	Analog reference voltage	P120 to P124:	Port 12
AVss:	Analog ground	P130:	Port 13
EXCLK:	External clock input	P140:	Port 14
	(main system clock)	PCL:	Programmable clock output
EXCLKS:	External clock input	REGC	Regulator capacitance
	(subsystem clock)	RESET:	Reset
EXLVI:	External potential input	RxD0, RxD6:	Receive data
	for low-voltage detector	SCK10, SCL0:	Serial clock input/output
EXSCL0:	External serial clock input	SDA0:	Serial data input/output
FLMD0:	Flash programming mode	SI10:	Serial data input
INTP0 to INTP6:	External interrupt input	SO10:	Serial data output
KR0 to KR7:	Key return	TI000, TI010,	
OCD0A <sup>Note</sup> ,		TI50, TI51:	Timer input
OCD0B <sup>Note</sup> ,		TO00, TO01,	
OCD1A <sup>Note</sup> ,		TO50, TO51,	
OCD1B <sup>Note</sup> :	On chip debug input/output	TOH0, TOH1:	Timer output
P00 to P03:	Port 0	TxD0, TxD6:	Transmit data
P10 to P17:	Port 1	Vdd:	Power supply
P20 to P27:	Port 2	Vss:	Ground
P30 to P33:	Port 3	X1, X2:	Crystal oscillator (main system clock)
P40, P41:	Port 4	XT1, XT2:	Crystal oscillator (subsystem clock)
P60 to P63:	Port 6		

**Note**  $\mu$ PD78F0527D (product with on-chip debug function) only

ROM	RAM	78K0/KB2	78K0	)/KC2	78K0/KD2	78K0/KE2	78K0/KF2
		30/36 Pins	38/44 Pins	48 Pins	52 Pins	64 Pins	80 Pins
128 KB	7 KB	-	_	-	$\mu$ PD78F0527D <sup>Note</sup>	$\mu$ PD78F0537D <sup>Note</sup>	$\mu$ PD78F0547D <sup>Note</sup>
					μPD78F0527	μPD78F0537	μPD78F0547
96 KB	5 KB	_	_	_	μPD78F0526	μPD78F0536	μPD78F0546
60 KB	3 KB	_	_	$\mu$ PD78F0515D <sup>Note</sup>	μPD78F0525	μPD78F0535	μPD78F0545
				μPD78F0515			
48 KB	2 KB	-	_	μPD78F0514	μPD78F0524	μPD78F0534	μPD78F0544
32 KB	1 KB	$\mu PD78F0503D^{Note}$	$\mu$ PD78F0513D <sup>Note</sup>	μPD78F0513	μPD78F0523	μPD78F0533	-
		μPD78F0503	μPD78F0513				
24 KB	1 KB	μPD78F0502	<i>μ</i> ΡD78	3F0512	μPD78F0522	μPD78F0532	_
16 KB	768 B	μPD78F0501	<i>μ</i> ΡD78	3F0511	μPD78F0521	μPD78F0531	_
8 KB	512 B	μPD78F0500	-	_	-	-	-

# 1.5 78K0/Kx2 Microcontroller Lineup

Note Product with on-chip debug function

The list of functions in the 78K0/Kx2 microcontrollers is shown below.

_	Part Number		78K0	/KB2		78K0/KC2									
lter	m		30/36	8 Pins		3	8/44 Pin	S	48 Pins						
Fla	sh memory (KB)	8	16	24	32	16	24	32	16	24	32	48	60		
	M (KB)	0.5	0.75	1	1	0.75	1	1	0.75	1	1	2	3		
Bar	nk (flash memory)	lash memory) –													
Po۱	wer supply voltage	<ul> <li>Standard products, (A) grade products: VDD = 1.8 to 5.5 V</li> <li>(A2) grade products: VDD = 2.7 to 5.5 V</li> </ul>													
Regulator		Provided													
	nimum instruction ecution time		0	1 <i>µ</i> s (20	MHz: V	DD = 4.0 t 0.4 $\mu$ s (5				VDD = 2.7	7 to 5.5 \	/)/			
	High-speed system		20 MH	Iz: Vdd =	4.0 to 5	5.5 V/10 N	IHz: Vdd	= 2.7 to	5.5 V/5 I	MHz: Vd	o = 1.8 to	5.5 V			
Clock	Internal high-speed oscillation					8 MHz (	TYP.): V	′DD = 1.8	to 5.5 V						
õ	Subsystem		-	-			3	2.768 kH	z (TYP.)	: Vdd = 1	.8 to 5.5	V			
	Internal low-speed oscillation					240 kHz	(TYP.): '	VDD = 1.8	3 to 5.5 V	,					
Port	Total		2	3			(38 pin: 7 (44 pin				41				
۵.	N-ch O.D. (6 V tolerance)		2				4		4						
	16 bits (TM0) 1 ch														
5	8 bits (TM5)						2	ch							
Timer	8 bits (TMH)			2 ch											
	Watch		-						1 0	ch					
	WDT						1	ch							
	3-wire CSI						-	-							
Serial interface	Automatic transmit/ receive 3-wire CSI						-	_							
alin	UART/3-wire CSI <sup>Note</sup>						1	ch							
Seri	UART supporting LIN-bus						1	ch							
	I <sup>2</sup> C bus						1	ch							
10-	bit A/D		4 ch				h (38 pir h (44 piı	,	8 ch						
nterrupt	External		(	6		7 8									
Inte	Internal		1	4					16						
Key	y interrupt		-	-		2 ch (38 pins)/ 4 ch 4 ch (44 pins)									
	RESET pin						Prov	vided							
Reset	POC				1.59 V	±0.15 V (	rise time	to 1.8 V	: 3.6 ms	(MAX.))					
Å	LVI			The de	tection le	evel of the	e supply	voltage	is selecta	able in 10	3 steps.				
	WDT	Provided													
Clo	ock output/buzzer output				_					Cloc	k output	only			
Mu	ltiplier/divider											Prov	vided		
On	-chip debug function	μ	PD78F0	503D onl	у	μPD78	3F0513D	) only		$\mu$ PD7	8F0515[	) only			
	erating ambient					oroducts,									


<R>

Note Select either of the functions of these alternate-function pins.

	Part Number			78	3K0/KI	D2			78K0/KE2									78K0/KF2			
Item	n			5	52 Pin	s			64 Pins								80 Pins				
Flas	sh memory (KB)	16	16 24 32 48 60 96 128						16	24	32	4	18 6	60	96	128	48	60	96	128	
RAN	М (КВ)	0.75	1	1	2	3	5	7	0.75	1	1		2	3	5	7	2	3	5	7	
Ban	nk (flash memory)			-			4	6			-				4	6	-	_	4	6	
Pow	ver supply voltage		<ul> <li>Standard products, (A) grade products: VDD = 1.8 to 5.5 V</li> <li>(A2) grade products: VDD = 2.7 to 5.5 V</li> </ul>																		
Reg	gulator	Provided																			
	imum instruction	0.1 $\mu$ s (20 MHz: V <sub>DD</sub> = 4.0 to 5.5 V)/0.2 $\mu$ s (10 MHz: V <sub>DD</sub> = 2.7 to 5.5 V)/ 0.4 $\mu$ s (5 MHz: V <sub>DD</sub> = 1.8 to 5.5 V)																			
	_ High-speed system			20 MI	<b>Iz: V</b> o	o = 4.	0 to 5	.5 V/1	0 MHz	z: Vdd	) = 2.7	7 to	5.5 \	//5 N	/Hz:	Vdd =	1.8 to	5.5 V	1		
Clock	Internal high-speed oscillation							8 MI	lz (TY	′P.): V	/ <sub>DD</sub> = '	1.8	to 5.5	5 V							
	Subsystem						3	2.768	kHz (	TYP.)	: Vdd	= 1	.8 to	5.5 \	V						
	Internal low-speed oscillation		32.768 kHz (TYP.): VDD = 1.8 to 5.5 V 240 kHz (TYP.): VDD = 1.8 to 5.5 V																		
	Total				45							5	55					7	1		
_	N-ch O.D. (6 V tolerance)				4								4					2	1		
	16 bits (TM0)	1 ch 2 ch																			
_	8 bits (TM5)	2 ch																			
Timer	8 bits (TMH)	2 ch																			
	Watch	1 ch																			
	WDT		1 ch																		
	3-wire CSI		– 1 ch																		
Serial interface	Automatic transmit/ receive 3-wire CSI								-									1	ch		
l inte	UART/3-wire CSI <sup>Note</sup>									1	ch										
Seria	UART supporting LIN- bus									1	ch										
	I <sup>2</sup> C bus									1	ch										
1	bit A/D								8 ch												
nterrupt	External				8										9						
Inter	Internal					1	6		19 20							0					
Key	v interrupt	8 ch																			
	RESET pin									Pro	vided										
8	POC								V (rise						-						
۳,	LVI	The detection level of the supply voltage is selectable in 16 steps.																			
	WDT									Pro	vided										
	ck output/buzzer output			Clock	outpu	-								Pr	ovide						
	tiplier/divider		-				vided			-						Prov	Provided				
	chip debug function		μ	PD78			-				PD78/				-		'	78F0	547D	only	
Operating ambient temperature									ts, (A) ts: T₄	-	•										

**Note** Select either of the functions of these alternate-function pins.

#### 1.6 Block Diagram



**Notes 1.** Available only in the  $\mu$ PD78F0526, 78F0527, and 78F0527D.

- 2. Available only in the μPD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D.
- **3.** Available only in the  $\mu$ PD78F0527D.

# 1.7 Outline of Functions

		Item		μPD78F0521	µPD78F0522	μPD78F0523	μPD78F0524	μPD78F0525	μPD78F0526	μPD78F0527	μPD78F0527	
	mory (	Flash memory (self-programmin supported) <sup>Note 1</sup>		16 KB	24 KB	32 KB	48 KB	60 KB	96 KB	128 KB		
		Memory	y bank <sup>Note 2</sup>		– 4 banks							
		High-speed RAM <sup>№0te 1</sup>		768 bytes	i8 bytes 1 KB							
		Expansio RAM <sup>№™ 1</sup>	n		_		1 KB	2 KB	4 KB	6 KB		
Mer	mory sp			64 KB								
Mai	in	High-sp	eed	X1 (crystal/	ceramic) osc	illation, exter	nal main sys	tem clock in	out (EXCLK)			
system clock (oscillation frequency		system clock	products, (A) grade products (A2) grade	1 to 5 MHz:	V <sub>DD</sub> = 1.8 to	o 5.5 V, 1 to 5.5 V o 5.5 V, 1 to						
		Interna speed o	products I high- oscillation	Internal oscillation								
		clock	Standard products, (A) grade products	8 MHz (TYF	P.): V <sub>DD</sub> = 1.8	to 5.5 V						
			(A2) grade products	8 MHz (TYF	P.): Vdd = 2.7	' to 5.5 V						
Sub	osystem	m clock		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS)								
	cillation quency)		Standard products, (A) grade products	32.768 kHz	(TYP.): Vdd	= 1.8 to 5.5 \	V					
			(A2) grade products	32.768 kHz	(TYP.): V <sub>DD</sub>	= 2.7 to 5.5 \	V					
Inte	ernal lov	v-speed		Internal oscillation								
		ation clock Standard MH1, WDT) products, (A) grade products		240 kHz (TYP.): V <sub>DD</sub> = 1.8 to 5.5 V								
			(A2) grade products	240 kHz (T`	YP.): Vdd = 2	.7 to 5.5 V						
Ger	General-purpose registers			8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)								
	linimum instruction xecution time			0.1 $\mu$ s (high-speed system clock: @ fxH = 20 MHz operation) 0.25 $\mu$ s (internal high-speed oscillation clock: @ fRH = 8 MHz (TYP.) operation)								
				122 $\mu$ s (subsystem clock: @ fsub = 32.768 kHz operation)								

- **Notes 1.** The internal flash memory capacity, internal high-speed RAM capacity, and internal expansion RAM capacity can be changed using the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).
  - 2. Memory banks to be used can be changed using the memory bank select register (BANK).

					1			1	(2/2)
Ite	em	μPD78F0521 μPD78F0522 μPD78F0523 μPD78F0524 μPD78F0525 μPD78F0526 μPD78F0527 μPD78F0527D							
Instruction set		<ul> <li>8-bit operation, 16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulate (set, reset, test, and Boolean operation)</li> <li>BCD adjust, etc.</li> </ul>							
I/O ports		Total:45CMOS I/O:40CMOS output:1N-ch open-drain I/O (6 V tolerance):4							
Timers		<ul> <li>16-bit timer/event counter: 1 channel</li> <li>8-bit timer/event counter: 2 channels</li> <li>8-bit timer: 2 channels</li> <li>Watch timer: 1 channel</li> <li>Watchdog timer: 1 channel</li> </ul>							
	Timer outputs	5 (PWM output:	4, PPG c	output: 1)					
Clock output		<ul> <li>156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (peripheral hardware clock: @ fPRs = 20 MHz operation)</li> <li>32.768 kHz (subsystem clock: @ fsuB = 32.768 kHz operation)</li> </ul>							
A/D converter		10-bit resolution $\times$ 8 channels (AV <sub>REF</sub> = 2.3 to 5.5 V))							
Serial interface		<ul> <li>UART suppor</li> <li>3-wire serial I,</li> <li>I<sup>2</sup>C bus:</li> </ul>					1 chann 1 chann 1 chann	el	
Multiplier/divide	er		-			16 bits = 32 b 16 bits = 32 b	· ·	,	(division)
Vectored	Internal	16			•				
interrupt source	es External	8							
Key interrupt		Key interrupt (INTKR) occurs by detecting falling edge of key input pins (KR0 to KR7).							
Reset		<ul> <li>Reset using RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-clear</li> <li>Internal reset by low-voltage detector</li> </ul>							
On-chip debug	function	None							Provided
Power supply v	roltage	<ul> <li>Standard products, (A) grade products: VDD = 1.8 to 5.5 V</li> <li>(A2) grade products: VDD = 2.7 to 5.5 V</li> </ul>							
Operating ambient temperature		• Standard products, (A) grade products: $T_A = -40$ to +85°C • (A2) grade products: $T_A = -40$ to +110°C, $T_A = -40$ to +125°C							
Package		• 52-pin plastic LQFP ( $10 \times 10$ )							

**Note** Select either of the functions of these alternate-function pins.

<R>

<R>

An outline of the timer is shown below.

		16-Bit Timer/ Event Counter 00		Fimer/ counters nd 51	8-Bit Timers H0 and H1		Watch Timer	Watchdog Timer
		TM00	TM50	TM51	TMH0 TMH1			
Function	Interval timer	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel <sup>Note 1</sup>	_
	External event counter	1 channel	1 channel	1 channel	-	_	-	-
	PPG output	1 output	_	_	_	_	_	_
	PWM output	-	1 output	1 output	1 output	1 output	_	_
	Pulse width measurement	2 inputs	-	_	_	_	-	-
	Square-wave output	1 output	1 output	1 output	1 output	1 output	-	-
	Carrier generator	_	-	-	-	1 output <sup>Nore 2</sup>	-	-
	Timer output	_	_	_	_	_	1 channel <sup>Nore 1</sup>	_
	Watchdog timer	_	_	_	_	_	_	1 channel
Interrupt source		2	1	1	1	1	1	_

Notes 1. In the watch timer, the watch timer function and interval timer function can be used simultaneously.

2. TM51 and TMH1 can be used in combination as a carrier generator mode.

# **CHAPTER 2 PIN FUNCTIONS**

# 2.1 Pin Function List

There are two types of pin I/O buffer power supplies: AVREF and VDD. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pins
AVREF	P20 to P27
VDD	Pins other than P20 to P27

# Table 2-1. Pin I/O Buffer Power Supplies

## (1) Port functions

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	TI000
P01	-	<ul><li>4-bit I/O port.</li><li>Input/output can be specified in 1-bit units.</li><li>Use of an on-chip pull-up resistor can be specified by a software setting.</li></ul>		TI010/TO00
P02				_
P03				-
P10	I/O	I/O Port 1.	Input port	SCK10/TxD0
P11		8-bit I/O port.		SI10/RxD0
P12		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		SO10
P13		setting.		TxD6
P14				RxD6
P15				ТОН0
P16				TOH1/INTP5
P17				TI50/TO50
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Analog input	ANI0 to ANI7
P30	I/O	Port 3.	Input port	INTP1
P31		4-bit I/O port.		INTP2/OCD1A <sup>Note</sup>
P32		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a softwa		INTP3/OCD1B <sup>Note</sup>
P33		setting.		TI51/TO51/INTP4
P40, P41	I/O	Port 4. 2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	_
P60	I/O	Port 6.	Input port	SCL0
P61	1	4-bit I/O port. Output is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		SDA0
P62				EXSCL0
P63				_

# (1) Port functions

# (2/2)

Function Name	I/O	Function	After Reset	Alternate Function	
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	KR0 to KR7	
P120	I/O	Port 12.	Input port	INTP0/EXLVI	
P121	-		5-bit I/O port.		X1/OCD0A <sup>Note</sup>
P122		Input/output can be specified in 1-bit units. Only for P120, use of an on-chip pull-up resistor can be		X2/EXCLK/OCD0B <sup>Note</sup>	
P123		specified by a software setting.		XT1	
P124				XT2/EXCLKS	
P130	Output	Port 13. 1-bit output-only port.	Output port	_	
P140	I/O	Port 14. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	PCL/INTP6	

# Note µPD78F0527D only

# (2) Non-port functions

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge	Input port	P120/EXLVI
INTP1		(rising edge, falling edge, or both rising and falling edges)		P30
INTP2		can be specified		P31/OCD1A <sup>Note</sup>
INTP3				P32/OCD1B <sup>Note</sup>
INTP4				P33/TI51/TO51
INTP5				P16/TOH1
INTP6				P140/PCL
SI10	Input	Serial data input to CSI10	Input port	P11/RxD0
SO10	Output	Serial data output from CSI10	Input port	P12
SDA0	I/O	Serial data I/O for I <sup>2</sup> C	Input port	P61
SCK10	I/O	Clock input/output for CSI10	Input port	P10/TxD0
SCL0		Clock input/output for I <sup>2</sup> C		P60
EXSCL0	Input	External clock input for I <sup>2</sup> C To input an external clock, input a clock of 6.4 MHz.	Input port	P62
RxD0	Input	Serial data input to UART0	Input port	P11/SI10
RxD6		Serial data input to UART6		P14
TxD0	Output	Serial data output from UART0	Input port	P10/SCK10
TxD6		Serial data output from UART6		P13

**Note** *µ*PD78F0527D only

# (2) Non-port functions

Function Name	I/O	Function	After Reset	Alternate Function
TI000	Input	External count clock input to 16-bit timer/event counter 00 Capture trigger input to capture registers (CR000, CR010) of 16-bit timer/event counter 00	Input port	P00
TI010		Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00		P01/TO00
ТО00	Output	16-bit timer/event counter 00 output	Input port	P01/TI010
TI50	Input	External count clock input to 8-bit timer/event counter 50	Input port	P17/TO50
TI51		External count clock input to 8-bit timer/event counter 51		P33/TO51/INTP4
TO50	Output	8-bit timer/event counter 50 output	Input port	P17/TI50
TO51		8-bit timer/event counter 51 output		P33/TI51/INTP4
TOH0		8-bit timer H0 output		P15
TOH1		8-bit timer H1 output		P16/INTP5
PCL	Output	Clock output (for trimming of high-speed system clock, subsystem clock)	Input port	P140/INTP6
ANI0 to ANI7	Input	A/D converter analog input	Analog input	P20 to P27
AVREF	-	A/D converter reference voltage input and positive power supply for P20 to P27 and A/D converter	_	-
AVss	-	A/D converter ground potential. Make the same potential as Vss.	-	-
KR0 to KR7	Input	Key interrupt input	Input port	P70 to P77
REGC	-	Connecting regulator output (2.5 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 $\mu$ F: recommended).	_	_
RESET	Input	System reset input	-	-
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0
X1	_	Connecting resonator for main system clock	Input port	P121/OCD0A <sup>Note</sup>
X2	_			P122/EXCLK/OCD0B <sup>Note</sup>
EXCLK	Input	External clock input for main system clock	Input port	P122/X2/OCD0B <sup>Note</sup>
XT1	_	Connecting resonator for subsystem clock	Input port	P123
XT2	_		Input port	P124/EXCLKS
EXCLKS	Input	External clock input for subsystem clock	Input port	P124/XT2
Vdd	-	Positive power supply for pins other than P20 to P27		-
Vss	-	Ground potential for pins other than P20 to P27	_	_
FLMD0		Flash memory programming mode setting	_	_
OCD0A <sup>Note</sup>	Input	Connection for on-chip debug mode setting pins	Input port	P121/X1
OCD1A <sup>Note</sup>		(μPD78F0527D only)		P31/INTP2
OCD0B <sup>Note</sup>	_			P122/X2/EXCLK
OCD1B <sup>Note</sup>	]			P32/INTP3

**Note** *µ*PD78F0527D only

# 2.2 Description of Pin Functions

#### 2.2.1 P00 to P03 (port 0)

P00 to P03 function as a 4-bit I/O port. These pins also function as timer I/O. The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P00 to P03 function as a 4-bit I/O port. P00 to P03 can be set to input or output port in 1-bit units using port mode register 0 (PM0). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

# (2) Control mode

P00 to P03 function as timer I/O.

#### (a) TI000

This is a pin for inputting an external count clock to 16-bit timer/event counter 00 and is also for inputting a capture trigger signal to the capture registers (CR000, CR010) of 16-bit timer/event counter 00.

#### (b) TI010

This is a pin for inputting a capture trigger signal to the capture register (CR000) of 16-bit timer/event counter 00.

#### (c) TO00

This is a timer output pin of 16-bit timer/event counter 00.

#### 2.2.2 P10 to P17 (port 1)

P10 to P17 function as an 8-bit I/O port. These pins also function as pins for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P10 to P17 function as an 8-bit I/O port. P10 to P17 can be set to input or output port in 1-bit units using port mode register 1 (PM1). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

#### (2) Control mode

P10 to P17 function as external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

#### (a) SI10

This is a serial data input pin of serial interface CSI10.

# (b) SO10

This is a serial data output pin of serial interface CSI10.

# (c) SCK10

This is a serial clock I/O pin of serial interface CSI10.

#### (d) RxD0

This is a serial data input pin of serial interface UART0.

#### (e) RxD6

This is a serial data input pin of serial interface UART6.

#### (f) TxD0

This is a serial data output pin of serial interface UARTO.

#### (g) TxD6

This is a serial data output pin of serial interface UART6.

#### (h) TI50

This is the pin for inputting an external count clock to 8-bit timer/event counter 50.

#### (i) TO50

This is a timer output pin of 8-it timer/event counter 50.

#### (j) TOH0, TOH1

These are the timer output pins of 8-bit timers H0 and H1.

# (k) INTP5

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

#### 2.2.3 P20 to P27 (port 2)

P20 to P27 function as an 8-bit I/O port. These pins also function as pins for A/D converter analog input. The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P20 to P27 function as an 8-bit I/O port. P20 to P27 can be set to input or output port in 1-bit units using port mode register 2 (PM2).

#### (2) Control mode

P20 to P27 function as A/D converter analog input pins (ANI0 to ANI7). When using these pins as analog input pins, see (5) ANI0/P20 to ANI7/P27 in 13.6 Cautions for A/D Converter.

#### Caution ANI0/P20 to ANI7/P27 are set in the analog input mode after release of reset.

#### 2.2.4 P30 to P33 (port 3)

P30 to P33 function as a 4-bit I/O port. These pins also function as pins for external interrupt request input and timer I/O.

The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P30 to P33 function as a 4-bit I/O port. P30 to P33 can be set to input or output port in 1-bit units using port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

#### (2) Control mode

P30 to P33 function as external interrupt request input and timer I/O.

#### (a) INTP1 to INTP4

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

#### (b) TI51

This is an external count clock input pin to 8-bit timer/event counter 51.

#### (c) TO51

This is a timer output pin from 8-bit timer/event counter 51.

- Cautions 1. In the product with an on-chip debug function ( $\mu$ PD78F0527D), be sure to pull the P31/INTP2/OCD1A<sup>Note</sup> pin down before a reset release, to prevent malfunction.
  - For products without an on-chip debug function and with the flash memory of 48 KB or more (μPD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the product with an on-chip debug function (μPD78F0527D), connect P31/INTP2/OCD1A<sup>Note</sup> as follows when writing the flash memory with a flash memory programmer.

P31/INTP2/OCD1A<sup>Note</sup>: Connect to Vss via a resistor (10 kΩ: recommended).
 The above connection is not necessary when writing the flash memory by means of self programming.

**Note** OCD1A is provided to the  $\mu$ PD78F0527D only.

**Remarks 1.** For the product ranks, consult an NEC Electronics sales representative.

 Only for the μPD78F0527D, P31 and P32 can be used as on-chip debug mode setting pins (OCD1A, OCD1B) when the on-chip debug function is used. For how to connect an in-circuit emulator supporting on-chip debugging (QB-78K0MINI or QB-MINI2), see CHAPTER 27 ON-CHIP DEBUG FUNCTION (μPD78F0527D ONLY).

#### 2.2.5 P40, P41 (port 4)

<R>

P40 and P41 function as a 2-bit I/O port. P40 and P41 can be set to input or output port in 1-bit units using port mode register 4 (PM4). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 4 (PU4).

#### 2.2.6 P60 to P63 (port 6)

P60 to P63 function as a 4-bit I/O port. These pins also function as pins for serial interface data I/O, clock I/O, and external clock input.

The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P60 to P63 function as a 4-bit I/O port. P60 to P63 can be set to input port or output port in 1-bit units using port mode register 6 (PM6).

Output is N-ch open-drain output (6 V tolerance).

## (2) Control mode

P60 to P63 function as serial interface data I/O, clock I/O, and external clock input.

#### (a) SDA0

This is a serial data I/O pin for serial interface IIC0.

#### (b) SCL0

This is a serial clock I/O pin for serial interface IICO.

## (c) EXSCL0

This is an external clock input pin to serial interface IIC0. To input an external clock, input a clock of 6.4 MHz.

#### 2.2.7 P70 to P77 (port 7)

P70 to P77 function as an 8-bit I/O port. These pins also function as key interrupt input pins. The following operation modes can be specified in 1-bit units.

## (1) Port mode

P70 to P77 function as an 8-bit I/O port. P70 to P77 can be set to input or output port in 1-bit units using port mode register 7 (PM7). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

#### (2) Control mode

P70 to P77 function as key interrupt input pins.

## (a) KR0 to KR7

These are the key interrupt input pins

## 2.2.8 P120 to P124 (port 12)

P120 to P124 function as a 5-bit I/O port. These pins also function as pins for external interrupt request input, potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, external clock input for main system clock, and external clock input for subsystem clock. The following operation modes can be specified in 1-bit units.

## (1) Port mode

P120 to P124 function as a 5-bit I/O port. P120 to P124 can be set to input or output port using port mode register 12 (PM12). Only for P120, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

#### (2) Control mode

P120 to P124 function as pins for external interrupt request input, potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, external clock input for main system clock.

#### (a) INTP0

This functions as an external interrupt request input (INTP0) for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

# (b) EXLVI

This is a potential input pin for external low-voltage detection.

# (c) X1, X2

These are the pins for connecting a resonator for main system clock.

## (d) EXCLK

This is an external clock input pin for main system clock.

## (e) XT1, XT2

These are the pins for connecting a resonator for subsystem clock.

## (f) EXCLKS

This is an external clock input pin for subsystem clock.

- Caution For products without an on-chip debug function and with the flash memory of 48 KB or more ( $\mu$ PD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the product with an on-chip debug function ( $\mu$ PD78F0527D), connect P121/X1/OCD0A<sup>Note</sup> as follows when writing the flash memory with a flash memory programmer.
  - P121/X1/OCD0A<sup>Note</sup>: When using this pin as a port, connect it to Vss via a resistor (10 kΩ: recommended) (in the input mode) or leave it open (in the output mode).

The above connection is not necessary when writing the flash memory by means of self programming.

**Note** OCD0A is provided to the  $\mu$ PD78F0527D only.

Remarks 1. For the product ranks, consult an NEC Electronics sales representative.

 Only for the μPD78F0527D, X1 and X2 can be used as on-chip debug mode setting pins (OCD0A, OCD0B) when the on-chip debug function is used. For how to connect an in-circuit emulator supporting on-chip debugging (QB-78K0MINI or QB-MINI2), see CHAPTER 27 ON-CHIP DEBUG FUNCTION (μPD78F0527D ONLY).

## 2.2.9 P130 (port 13)

<R>

P130 functions as a 1-bit output-only port.

**Remark** When the device is reset, P130 outputs a low level. Therefore, to output a high level from P130 before the device is reset, the output signal of P130 can be used as a pseudo reset signal of the CPU (see the figure for **Remark** in **5.2.9 Port 13**).

# 2.2.10 P140 (port 14)

P140 functions as a 1-bit I/O port. This pin also functions as external interrupt request input, and clock output. The following operation modes can be specified in 1-bit units.

## (1) Port mode

P140 functions as a 1-bit I/O port. P140 can be set to input or output port in 1-bit units using port mode register 14 (PM14). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

## (2) Control mode

P140 functions as external interrupt request input, and clock output.

## (a) INTP6

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

# (b) PCL

This is a clock output pin.

## 2.2.11 AVREF

This is the A/D converter reference voltage input pin and the positive power supply pin of P20 to P27 and A/D converter.

When the A/D converter is not used, connect this pin directly to  $V_{DD}^{Note}$ .

Note Make the AVREF pin the same potential as the VDD pin when the port is used as a digital port.

# 2.2.12 AVss


This is the A/D converter ground potential pin. Even when the A/D converter is not used, always use this pin with the same potential as the Vss pin.

# 2.2.13 RESET

This is the active-low system reset input pin.

## 2.2.14 REGC

This is the pin for connecting regulator output (2.5 V) stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1  $\mu$ F: recommended).



Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

## 2.2.15 VDD

VDD is the positive power supply pin for pins other than P20 to P27.

#### 2.2.16 Vss

Vss is the ground potential pin for pins other than P20 to P27.

# 2.2.17 FLMD0

This is a pin for setting flash memory programming mode.

Connect FLMD0 to Vss in the normal operation mode.

In flash memory programming mode, connect this pin to the flash memory programmer.

# 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-2 shows the types of pin I/O circuits and the recommended connections of unused pins. See **Figure 2-1** for the configuration of the I/O circuit of each type.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/TI000	5-AH	I/O	Input: Independently connect to VDD or VSS via a resistor.
P01/TI010/TO00			Output: Leave open.
P02, P03	5-AG		
P10/SCK10/TxD0	5-AH		
P11/SI10/RxD0			
P12/SO10	5-AG		
P13/TxD6			
P14/RxD6	5-AH		
P15/TOH0	5-AG		
P16/TOH1/INTP5	5-AH		
P17/TI50/TO50			
ANI0/P20 to ANI7/P27 <sup>Note</sup>	11-G	Input	<analog setting=""> Connect to AV<sub>REF</sub> or AV<sub>SS</sub>. <digital setting=""> Input: Independently connect to V<sub>DD</sub> or V<sub>SS</sub> via a resistor. Output: Leave open.</digital></analog>
P30/INTP1	5-AH	I/O	Input: Independently connect to VDD or VSS via a resistor.
P31/INTP2/OCD1A <sup>Notes 2, 3</sup>			Output: Leave open.
P32/INTP3/OCD1B <sup>Note 3</sup>			
P33/TI51/TO51/INTP4			
P40, P41	5-AG		
P60/SCL0	13-AD		Input: Connect to Vss.
P61/SDA0			Output: Leave this pin open at low-level output after clearing
P62/EXSCL0			the output latch of the port to 0.
P63	13-P	7	
P70/KR0 to P77/KR7	5-AH	7	Input: Independently connect to VDD or VSS via a resistor.
P120/INTP0/EXLVI	1		Output: Leave open.

# Table 2-2. Pin I/O Circuit Types (1/2)

Notes 1. ANI0/P20 to ANI7/P27 are set to the analog input mode after a reset is released.

2. For products without an on-chip debug function and with the flash memory of 48 KB or more (μPD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the products with an on-chip debug function (μPD78F0527D), connect P31/INTP2/OCD1A<sup>Note3</sup> as follows when writing the flash memory with a flash memory programmer.

• P31/INTP2/OCD1A<sup>Note3</sup>: Connect to Vss via a resistor (10 kΩ: recommended).

The above connection is not necessary when writing the flash memory by means of self programming.

**3.** OCD1A and OCD1B are provided to the  $\mu$ PD78F0527D only.

**Remark** For the product ranks, consult an NEC Electronics sales representative.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P121/X1/OCD0A <sup>Notes 1, 2, 5</sup>	37	I/O	Input: Independently connect to VDD or VSS via a resistor.
P122/X2/EXCLK/OCD1B <sup>Notes 1, 5</sup>			Output: Leave open.
P123/XT1 <sup>Note 1</sup>			
P124/XT2/EXCLKSNote 1			
P130	3-C	Output	Leave open.
P140/PCL/INTP6	5-AH	I/O	Input: Independently connect to VDD or VSS via a resistor. Output: Leave open.
AVREF	-	_	Connect directly to VDD Note 3.
AVss			Connect directly to Vss.
FLMD0	38	Input	Connect to Vss <sup>Note 4</sup> .
RESET	2	Input	Connect directly to VDD or via a resistor.


Table 2-2. Pin I/O Circuit Types (2/2)


- Notes 1. Use recommended connection above in I/O port mode (see Figure 6-2 Format of Clock Operation Mode Select Register (OSCCTL)) when these pins are not used.
  - 2. For products without an on-chip debug function and with the flash memory of 48 KB or more (μPD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the product with an on-chip debug function (μPD78F0527D), connect P121/X1/OCD0A<sup>Note 5</sup> as follows when writing the flash memory with a flash memory programmer.
    - P121/X1/OCD0A<sup>Note 5</sup>: When using this pin as a port, connect it to Vss via a resistor (10 kΩ: recommended) (in the input mode) or leave it open (in the output mode).

The above connection is not necessary when writing the flash memory by means of self programming.

- 3. Make the same potential as the VDD pin when port 2 is used as a digital port.
- **4.** FLMD0 is a pin that is used to write data to the flash memory. To rewrite the data of the flash memory on-board, connect this pin to Vss via a resistor (10 k $\Omega$ : recommended). The same applies when executing on-chip debugging with a product with an on-chip debug function ( $\mu$ PD78F0527D).
- **5.** OCD0A and OCD0B are provided to the  $\mu$ PD78F0527D only.

**Remark** For the product ranks, consult an NEC Electronics sales representative.








Figure 2-1. Pin I/O Circuit List (2/2)

# CHAPTER 3 CPU ARCHITECTURE

## 3.1 Memory Space

Products in the 78K0/KD2 can access a 64 KB memory space. Figures 3-1 to 3-8 show the memory maps.

- Cautions 1. Regardless of the internal memory capacity, the initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) of all products in the 78K0/KD2 are fixed (IMS = CFH, IXS = 0CH). Therefore, set the value corresponding to each product as indicated below.
  - 2. To set the memory size, set IMS and then IXS. Set the memory size so that the internal ROM and internal expansion RAM areas do not overlap.

Flash Memory Version (78K0/KD2)	IMS	IXS	ROM Capacity	Internal High-Speed RAM Capacity	Internal Expansion RAM Capacity
μPD78F0521	04H	0CH	16 KB	768 bytes	-
μPD78F0522	C6H		24 KB	1 KB	
μPD78F0523	C8H		32 KB		
μPD78F0524	ССН	0AH	48 KB		1 KB
μPD78F0525	CFH	08H	60 KB		2 KB
μPD78F0526	CCH <sup>Note 2</sup>	04H	96 KB <sup>Note 2</sup>		4 KB
μPD78F0527, 78F0527D <sup>Note 1</sup>	CCH <sup>Note 2</sup>	00H	128 KB <sup>Note 2</sup>		6 KB

 Table 3-1.
 Set Values of Internal Memory Size Switching Register (IMS)

 and Internal Expansion RAM Size Switching Register (IXS)

**Notes 1.** The ROM and RAM capacities of the products with the on-chip debug function can be debugged according to the debug target products. Set IMS and IXS according to the debug target products.

The μPD78F0526, 78F0527, and μPD78F0527D have internal ROMs of 96 KB and 128 KB, respectively. However, the set value of IMS of these devices is the same as those of the 48 KB product because memory banks are used. For how to set the memory banks, see 4.3 Memory Bank Select Register (BANK).





Figure 3-1. Memory Map (µPD78F0521)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H.

When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.8 Security Setting).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.




FFFFH Special function registers (SFR) 256 x 8 bits FF00H FEFFH General-purpose registers 32 x 8 bits FEE0H 5FFFH FEDFH Program area 1FFFH Internal high-speed RAM 1085H 1024 x 8 bits Option byte area Note1 1084H 5 x 8 bits 1080H Boot cluster 1 FBOOH 107FH FAFFH Program area Data memory 1000H space 0 F F F H CALLF entry area 2048 x 8 bits Reserved 0800H 07 F F H Program area 1915 x 8 bits 0085H Boot cluster 0Note2 Option byte area Note1 0084H 5 x 8 bits 0080H 007FH 6000H CALLT table area 5FFFH 64 x 8 bits 0040H 003FH Program Flash memory memory space 24576 x 8 bits Vector table area 64 x 8 bits 0000H 0000H

Figure 3-2. Memory Map (µPD78F0522)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H. When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.8 Security Setting).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.







Figure 3-3. Memory Map (µPD78F0523)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H.

When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.8 Security Setting).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.







Figure 3-4. Memory Map (µPD78F0524)

- Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H. When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.
  - 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.8 Security Setting).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.







Figure 3-5. Memory Map (µPD78F0525)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H.

When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.8 Security Setting).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.









Figure 3-6. Memory Map (µPD78F0526)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H. When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.8 Security Setting).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.








Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H.

When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.8 Security Setting).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.






Figure 3-8. Memory Map (µPD78F0527D)


**Notes 1.** When boot swap is not used: Set the option bytes to 0080H to 0084H, and the on-chip debug security IDs to 0085H to 008EH.

When boot swap is used:

Set the option bytes to 0080H to 0084H and 1080H to 1084H, and the on-chip debug security IDs to 0085H to 008EH and 1085H to 108EH.

2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.8 Security Setting).

**Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-2 Correspondence Between Address Values and Block Numbers in Flash Memory**.



Correspondence between the address values and block numbers in the flash memory are shown below.

# Table 3-2. Correspondence Between Address Values and Block Numbers in Flash Memory (1/2)

Address Value	Block Number						
0000H to 03FFH	00H	4000H to 43FFH	10H	8000H to 83FFH	20H	C000H to C3FFH	30H
0400H to 07FFH	01H	4400H to 47FFH	11H	8400H to 87FFH	21H	C400H to C7FFH	31H
0800H to 0BFFH	02H	4800H to 4BFFH	12H	8800H to 8BFFH	22H	C800H to CBFFH	32H
0C00H to 0FFFH	03H	4C00H to 4FFFH	13H	8C00H to 8FFFH	23H	CC00H to CFFFH	33H
1000H to 13FFH	04H	5000H to 53FFH	14H	9000H to 93FFH	24H	D000H to D3FFH	34H
1400H to 17FFH	05H	5400H to 57FFH	15H	9400H to 97FFH	25H	D400H to D7FFH	35H
1800H to 1BFFH	06H	5800H to 5BFFH	16H	9800H to 9BFFH	26H	D800H to DBFFH	36H
1C00H to 1FFFH	07H	5C00H to 5FFFH	17H	9C00H to 9FFFH	27H	DC00H to DFFFH	37H
2000H to 23FFH	08H	6000H to 63FFH	18H	A000H to A3FFH	28H	E000H to E3FFH	38H
2400H to 27FFH	09H	6400H to 67FFH	19H	A400H to A7FFH	29H	E400H to E7FFH	39H
2800H to 2BFFH	0AH	6800H to 6BFFH	1AH	A800H to ABFFH	2AH	E800H to EBFFH	ЗАН
2C00H to 2FFFH	0BH	6C00H to 6FFFH	1BH	AC00H to AFFFH	2BH	EC00H to EFFFH	звн
3000H to 33FFH	0CH	7000H to 73FFH	1CH	B000H to B3FFH	2CH		
3400H to 37FFH	0DH	7400H to 77FFH	1DH	B400H to B7FFH	2DH		
3800H to 3BFFH	0EH	7800H to 7BFFH	1EH	B800H to BBFFH	2EH		
3C00H to 3FFFH	0FH	7C00H to 7FFFH	1FH	BC00H to BFFFH	2FH		

# (1) μPD78F0521, 78F0522, 78F0523, 78F0524, 78F0525

 Remark
 μPD78F0521: Block numbers 00H to 0FH

 μPD78F0522: Block numbers 00H to 17H

 μPD78F0523: Block numbers 00H to 1FH

 μPD78F0524: Block numbers 00H to 2FH

 μPD78F0525: Block numbers 00H to 3BH

# Table 3-2. Correspondence Between Address Values and Block Numbers in Flash Memory (2/2)

# (2) μPD78F0526, 78F0527, 78F0527D

Address Value	Block Number	Address Value	Memory Bank	Block Number	Address Value	Memory Bank	Block Number	Address Value	Memory Bank	Block Number
0000H to 03FFH	00H	8000H to 83FFH	0	20H	8000H to 83FFH	2	40H	8000H to 83FFH	4	60H
0400H to 07FFH	01H	8400H to 87FFH		21H	8400H to 87FFH		41H	8400H to 87FFH		61H
0800H to 0BFFH	02H	8800H to 8BFFH		22H	8800H to 8BFFH		42H	8800H to 8BFFH		62H
0C00H to 0FFFH	03H	8C00H to 8FFFH		23H	8C00H to 8FFFH		43H	8C00H to 8FFFH		63H
1000H to 13FFH	04H	9000H to 93FFH		24H	9000H to 93FFH		44H	9000H to 93FFH		64H
1400H to 17FFH	05H	9400H to 97FFH		25H	9400H to 97FFH		45H	9400H to 97FFH		65H
1800H to 1BFFH	06H	9800H to 9BFFH		26H	9800H to 9BFFH		46H	9800H to 9BFFH		66H
1C00H to 1FFFH	07H	9C00H to 9FFFH		27H	9C00H to 9FFFH		47H	9C00H to 9FFFH		67H
2000H to 23FFH	08H	A000H to A3FFH		28H	A000H to A3FFH		48H	A000H to A3FFH		68H
2400H to 27FFH	09H	A400H to A7FFH		29H	A400H to A7FFH		49H	A400H to A7FFH		69H
2800H to 2BFFH	0AH	A800H to ABFFH		2AH	A800H to ABFFH		4AH	A800H to ABFFH		6AH
2C00H to 2FFFH	0BH	AC00H to AFFFH		2BH	AC00H to AFFFH		4BH	AC00H to AFFFH		6BH
3000H to 33FFH	0CH	B000H to B3FFH		2CH	B000H to B3FFH		4CH	B000H to B3FFH		6CH
3400H to 37FFH	0DH	B400H to B7FFH		2DH	B400H to B7FFH		4DH	B400H to B7FFH		6DH
3800H to 3BFFH	0EH	B800H to BBFFH		2EH	B800H to BBFFH		4EH	B800H to BBFFH		6EH
3C00H to 3FFFH	0FH	BC00H to BFFFH		2FH	BC00H to BFFFH		4FH	BC00H to BFFFH		6FH
4000H to 43FFH	10H	8000H to 83FFH	1	30H	8000H to 83FFH	3	50H	8000H to 83FFH	5	70H
4400H to 47FFH	11H	8400H to 87FFH		31H	8400H to 87FFH		51H	8400H to 87FFH		71H
4800H to 4BFFH	12H	8800H to 8BFFH		32H	8800H to 8BFFH		52H	8800H to 8BFFH		72H
4C00H to 4FFFH	13H	8C00H to 8FFFH		33H	8C00H to 8FFFH		53H	8C00H to 8FFFH		73H
5000H to 53FFH	14H	9000H to 93FFH		34H	9000H to 93FFH		54H	9000H to 93FFH		74H
5400H to 57FFH	15H	9400H to 97FFH		35H	9400H to 97FFH		55H	9400H to 97FFH		75H
5800H to 5BFFH	16H	9800H to 9BFFH		36H	9800H to 9BFFH		56H	9800H to 9BFFH		76H
5C00H to 5FFFH	17H	9C00H to 9FFFH		37H	9C00H to 9FFFH		57H	9C00H to 9FFFH		77H
6000H to 63FFH	18H	A000H to A3FFH		38H	A000H to A3FFH		58H	A000H to A3FFH		78H
6400H to 67FFH	19H	A400H to A7FFH		39H	A400H to A7FFH	I	59H	A400H to A7FFH		79H
6800H to 6BFFH	1AH	A800H to ABFFH		ЗАН	A800H to ABFFH	I	5AH	A800H to ABFFH		7AH
6C00H to 6FFFH	1BH	AC00H to AFFFH		3BH	AC00H to AFFFH	Ī	5BH	AC00H to AFFFH		7BH
7000H to 73FFH	1CH	B000H to B3FFH		3CH	B000H to B3FFH	Ī	5CH	B000H to B3FFH		7CH
7400H to 77FFH	1DH	B400H to B7FFH	ĺ	3DH	B400H to B7FFH	Ì	5DH	B400H to B7FFH	1	7DH
7800H to 7BFFH	1EH	B800H to BBFFH		3EH	B800H to BBFFH	I	5EH	B800H to BBFFH		7EH
7C00H to 7FFFH	1FH	BC00H to BFFFH		3FH	BC00H to BFFFH	I	5FH	BC00H to BFFFH		7FH

**Remark** *μ*PD78F0526:

Block numbers 00H to 5FH μPD78F0527, 78F0527D: Block numbers 00H to 7FH

## 3.1.1 Internal program memory space

The internal program memory space stores the program and table data. Normally, it is addressed with the program counter (PC).

78K0/KD2 products incorporate internal ROM (flash memory), as shown below.

Part Number		Internal ROM				
	Structure	Capacity				
μPD78F0521	Flash memory	16384 × 8 bits (0000H to 3FFFH)				
μPD78F0522		24576 × 8 bits (0000H to 5FFFH)				
μPD78F0523		32768 × 8 bits (0000H to 7FFFH)				
μPD78F0524		49152 × 8 bits (0000H to BFFFH)				
μPD78F0525		61440 × 8 bits (0000H to EFFFH)				
μPD78F0526		98304 $\times$ 8 bits (0000H to 7FFFH (common area: 32 KB) + 8000H to BFFFH (bank area: 16 KB) $\times$ 4)				
μPD78F0527, 78F0527D		131072 $\times$ 8 bits (0000H to 7FFFH (common area: 32 KB) + 8000H to BFFFH (bank area: 16 KB) $\times$ 6)				

Table 3-3.	Internal	ROM	Capacity
------------	----------	-----	----------

The internal program memory space is divided into the following areas.

## (1) Vector table area

The 64-byte area 0000H to 003FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Vector Table Address	Interrupt Source	Vector Table Address	Interrupt Source
0000H	RESET input, POC, LVI, WDT	001CH	INTTMH0
0004H	INTLVI	001EH	INTTM50
0006H	INTP0	0020H	INTTM000
0008H	INTP1	0022H	INTTM010
000AH	INTP2	0024H	INTAD
000CH	INTP3	0026H	INTSR0
000EH	INTP4	0028H	INTWTI
0010H	INTP5	002AH	INTTM51
0012H	INTSRE6	002CH	INTKR
0014H	INTSR6	002EH	INTWT
0016H	INTST6	0030H	INTP6
0018H	INTCSI10/INTST0	0034H	INTIIC0/INTDMU <sup>Note</sup>
001AH	INTTMH1	003EH	BRK

 Table 3-4.
 Vector Table

**Note** μPD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only

# (2) CALLT instruction table area

The 64-byte area 0040H to 007FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

# (3) Option byte area

A 5-byte area of 0080H to 0084H and 1080H to 1084H can be used as an option byte area. Set the option byte at 0080H to 0084H when the boot swap is not used, and at 0080H to 0084H and 1080H to 1084H when the boot swap is used. For details, see **CHAPTER 25 OPTION BYTE**.

# (4) CALLF instruction entry area

The area 0800H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

# (5) On-chip debug security ID setting area (µPD78F0527D only)

A 10-byte area of 0085H to 008EH and 1085H to 108EH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 0085H to 008EH when the boot swap is not used and at 0085H to 008EH and 1085H to 108EH when the boot swap is used. For details, see **CHAPTER 27 ON-CHIP DEBUG FUNCTION** (µPD78F0527D ONLY).

## 3.1.2 Memory bank (µPD78F0526, 78F0527, and 78F0527D only)

The 16 KB area 8000H to BFFFH is assigned to memory banks 0 to 3 in the  $\mu$ PD78F0526, and assigned to memory banks 0 to 5 in the  $\mu$ PD78F0527 and 78F0527D.

The banks are selected by using a memory bank select register (BANK). For details, see CHAPTER 4 MEMORY BANK SELECT FUNCTION (μPD78F0526, 78F0527, AND 78F0527D ONLY)).

## Cautions 1. Instructions cannot be fetched between different memory banks.

- 2. Branch and access cannot be directly executed between different memory banks. Execute branch or access between different memory banks via the common area.
- 3. Allocate interrupt servicing in the common area.
- 4. An instruction that extends from 7FFFH to 8000H can only be executed in memory bank 0.

## 3.1.3 Internal data memory space

78K0/KD2 products incorporate the following RAMs.

## (1) Internal high-speed RAM

Part Number	Internal High-Speed RAM
μPD78F0521	768 × 8 bits (FC00H to FEFFH)
μPD78F0522	1024 $\times$ 8 bits (FB00H to FEFFH)
μPD78F0523	
μPD78F0524	
μPD78F0525	
μPD78F0526	
μPD78F0527, 78F0527D	

## Table 3-5. Internal High-Speed RAM Capacity

The 32-byte area FEE0H to FEFFH is assigned to four general-purpose register banks consisting of eight 8-bit registers per bank.

This area cannot be used as a program area in which instructions are written and executed. The internal high-speed RAM can also be used as a stack memory.

## (2) Internal expansion RAM

Part Number	Internal Expansion RAM
μPD78F0521	_
μPD78F0522	
μPD78F0523	
μPD78F0524	1024 × 8 bits (F400H to F7FFH)
μPD78F0525	2048 × 8 bits (F000H to F7FFH)
μPD78F0526	4096 × 8 bits (E800H to F7FFH)
μPD78F0527, 78F0527D	6144 × 8 bits (E000H to F7FFH)

#### Table 3-6. Internal Expansion RAM Capacity

The internal expansion RAM can also be used as a normal data area similar to the internal high-speed RAM, as well as a program area in which instructions can be written and executed.

The internal expansion RAM cannot be used as a stack memory.

## 3.1.4 Special function register (SFR) area


On-chip peripheral hardware special function registers (SFRs) are allocated in the area FF00H to FFFFH (see Table 3-7 Special Function Register List in 3.2.3 Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

## 3.1.5 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the 78K0/KD2, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of special function registers (SFR) and general-purpose registers are available for use. Figures 3-9 to 3-15 show correspondence between data memory and addressing. For details of each addressing mode, see **3.4 Operand Address Addressing**.








Figure 3-10. Correspondence Between Data Memory and Addressing (µPD78F0522)




Figure 3-11. Correspondence Between Data Memory and Addressing (µPD78F0523)




Figure 3-12. Correspondence Between Data Memory and Addressing (µPD78F0524)




Figure 3-13. Correspondence Between Data Memory and Addressing (µPD78F0525)




Figure 3-14. Correspondence Between Data Memory and Addressing ( $\mu$ PD78F0526)

**Note** To branch to or address a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.




Figure 3-15. Correspondence Between Data Memory and Addressing (µPD78F0527, 78F0527D)

**Note** To branch to or address a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.

# 3.2 Processor Registers

The 78K0/KD2 products incorporate the following processor registers.


## 3.2.1 Control registers

The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

## (1) Program counter (PC)

The program counter is a 16-bit register that holds the address information of the next program to be executed. In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set. Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the program counter.


## Figure 3-16. Format of Program Counter



## (2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution. Program status word contents are stored in the stack area upon interrupt request generation or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets PSW to 02H.

#### Figure 3-17. Format of Program Status Word



## (a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled. When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgement is controlled with an in-service priority flag (ISP), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgement and is set (1) upon EI instruction execution.

## (b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

## (c) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags to select one of the four register banks. In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

## (d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

## (e) In-service priority flag (ISP)

This flag manages the priority of acknowledgeable maskable vectored interrupts. When this flag is 0, low-level vectored interrupt requests specified by a priority specification flag register (PR0L, PR0H, PR1L, PR1H) (see **19.3 (3) Priority specification flag registers (PR0L, PR0H, PR1L, PR1H)**) can not be acknowledged. Actual request acknowledgement is controlled by the interrupt enable flag (IE).


## (f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

# (3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

## Figure 3-18. Format of Stack Pointer




The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.

Each stack operation saves/restores data as shown in Figures 3-19 and 3-20.


# Caution Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.

## Figure 3-19. Data to Be Saved to Stack Memory


# (a) PUSH rp instruction (when SP = FEE0H)



(b) CALL, CALLF, CALLT instructions (when SP = FEE0H)




# (c) Interrupt, BRK instructions (when SP = FEE0H)




# Figure 3-20. Data to Be Restored from Stack Memory


# (a) POP rp instruction (when SP = FEDEH)



(b) RET instruction (when SP = FEDEH)



(c) RETI, RETB instructions (when SP = FEDDH)



## 3.2.2 General-purpose registers


General-purpose registers are mapped at particular addresses (FEE0H to FEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).


Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

# Figure 3-21. Configuration of General-Purpose Registers



#### (a) Function name

#### (b) Absolute name



# 3.2.3 Special function registers (SFRs)

Unlike a general-purpose register, each special function register has a special function. SFRs are allocated to the FF00H to FFFFH area.

Special function registers can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulatable bit units, 1, 8, and 16, depend on the special function register type. Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-7 gives a list of the special function registers. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the RA78K0, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0. When using the RA78K0, ID78K0-QB, and SM+ for 78K0/KX2, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding special function register can be read or written.

R/W: Read/write enable

- R: Read only
- W: Write only
- Manipulatable bit units

Indicates the manipulatable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Address	Special Function Register (SFR) Name	Symbol	R/W	Mani	pulatable Bi	it Unit	After
		-		1 Bit	8 Bits	16 Bits	Reset
FF00H	Port register 0	P0	R/W		$\checkmark$	_	00H
FF01H	Port register 1	P1	R/W		$\checkmark$	_	00H
FF02H	Port register 2	P2	R/W		$\checkmark$	_	00H
FF03H	Port register 3	P3	R/W		$\checkmark$	_	00H
FF04H	Port register 4	P4	R/W		$\checkmark$	_	00H
FF06H	Port register 6	P6	R/W		$\checkmark$	_	00H
FF07H	Port register 7	P7	R/W			_	00H
FF08H	10-bit A/D conversion result register	ADCR	R	_	_	$\checkmark$	0000H
FF09H	8-bit A/D conversion result register	ADCRH	R	_	$\checkmark$	-	00H
FF0AH	Receive buffer register 6	RXB6	R	_	$\checkmark$	-	FFH
FF0BH	Transmit buffer register 6	TXB6	R/W	_	$\checkmark$	-	FFH
FF0CH	Port register 12	P12	R/W		$\checkmark$	-	00H
FF0DH	Port register 13	P13	R/W		$\checkmark$	-	00H
FF0EH	Port register 14	P14	R/W		$\checkmark$	-	00H
FF0FH	Serial I/O shift register 10	SIO10	R	_	$\checkmark$	-	00H
FF10H	16-bit timer counter 00	TM00	R	_	-	$\checkmark$	0000H
FF11H							
FF12H	16-bit timer capture/compare register 000	CR000	R/W	_	-	$\checkmark$	0000H
FF13H							
FF14H	16-bit timer capture/compare register 010	CR010	R/W	_	-	$\checkmark$	0000H
FF15H							
FF16H	8-bit timer counter 50	TM50	R	_	$\checkmark$	-	00H
FF17H	8-bit timer compare register 50	CR50	R/W	_	$\checkmark$	_	00H
FF18H	8-bit timer H compare register 00	CMP00	R/W	_	$\checkmark$	_	00H
FF19H	8-bit timer H compare register 10	CMP10	R/W	_	$\checkmark$	-	00H
FF1AH	8-bit timer H compare register 01	CMP01	R/W	_	$\checkmark$	_	00H
FF1BH	8-bit timer H compare register 11	CMP11	R/W	-	$\checkmark$	-	00H
FF1FH	8-bit timer counter 51	TM51	R	-	$\checkmark$	-	00H
FF20H	Port mode register 0	PM0	R/W		$\checkmark$	-	FFH
FF21H	Port mode register 1	PM1	R/W		$\checkmark$	-	FFH
FF22H	Port mode register 2	PM2	R/W		$\checkmark$	-	FFH
FF23H	Port mode register 3	PM3	R/W	$\checkmark$	$\checkmark$	-	FFH
FF24H	Port mode register 4	PM4	R/W		$\checkmark$	-	FFH
FF25H	Port mode register 5	PM5	R/W	$\checkmark$	$\checkmark$	-	FFH
FF26H	Port mode register 6	PM6	R/W	$\checkmark$	$\checkmark$	-	FFH
FF27H	Port mode register 7	PM7	R/W	$\checkmark$	$\checkmark$	-	FFH
FF28H	A/D converter mode register	ADM	R/W	$\checkmark$	$\checkmark$	-	00H
FF29H	Analog input channel specification register	ADS	R/W	$\checkmark$	$\checkmark$	-	00H
FF2CH	Port mode register 12	PM12	R/W	$\checkmark$	$\checkmark$	_	FFH
FF2EH	Port mode register 14	PM14	R/W	$\checkmark$	$\checkmark$	-	FFH
FF2FH	A/D port configuration register	ADPC	R/W	$\checkmark$	$\checkmark$	-	00H

Table 3-7.	Special	Function	Register	List (	(1/4)
------------	---------	----------	----------	--------	-------

Address	Special Function Register (SFR) Name		Symbol		Manipulatable Bit Unit			After
					1 Bit	8 Bits	16 Bits	Reset
FF30H	Pull-up resistor option register 0	PU0		R/W	$\checkmark$		-	00H
FF31H	Pull-up resistor option register 1	PU1		R/W	$\checkmark$		-	00H
FF33H	Pull-up resistor option register 3	PU3		R/W	$\checkmark$		-	00H
FF34H	Pull-up resistor option register 4	PU4		R/W	$\checkmark$		-	00H
FF37H	Pull-up resistor option register 7	PU7		R/W	$\checkmark$		-	00H
FF3CH	Pull-up resistor option register 12	PU12		R/W	$\checkmark$		-	00H
FF3EH	Pull-up resistor option register 14	PU14		R/W	$\checkmark$		_	00H
FF40H	Clock output selection register	CKS		R/W	$\checkmark$		_	00H
FF41H	8-bit timer compare register 51	CR51		R/W	-		-	00H
FF43H	8-bit timer mode control register 51	TMC51		R/W	$\checkmark$		-	00H
FF48H	External interrupt rising edge enable register	EGP		R/W	$\checkmark$	$\checkmark$	_	00H
FF49H	External interrupt falling edge enable register	EGN		R/W	$\checkmark$	$\checkmark$	_	00H
FF4FH	Input switch control register	ISC		R/W	$\checkmark$	$\checkmark$	_	00H
FF50H	Asynchronous serial interface operation mode register 6	ASIM6		R/W	$\checkmark$	V	_	01H
FF53H	Asynchronous serial interface reception error status register 6	ASIS6		R	-	V	-	00H
FF55H	Asynchronous serial interface transmission status register 6	ASIF6		R	_	V	-	00H
FF56H	Clock selection register 6	CKSR6		R/W	_		-	00H
FF57H	Baud rate generator control register 6	BRGC6		R/W	-		-	FFH
FF58H	Asynchronous serial interface control register 6	ASICL6		R/W	$\checkmark$		-	16H
FF60H	Remainder data register 0 Note	SDR0	SDR0L	R	-		$\checkmark$	00H
FF61H			SDR0H		-			00H
FF62H	Multiplication/division data register A0 Note	MDAOL	MDA0LL	R/W	_	$\checkmark$	$\checkmark$	00H
FF63H			MDA0LH		-			00H
FF64H		MDA0H	MDA0HL	R/W	-		$\checkmark$	00H
FF65H			MDA0HH		_	$\checkmark$		00H
FF66H	Multiplication/division data register B0 Note	MDB0	MDB0L	R/W	_	$\checkmark$	$\checkmark$	00H
FF67H			MDB0H		_			00H
FF68H	Multiplier/divider control register 0 <sup>Note</sup>	DMUC	0	R/W	$\checkmark$	$\checkmark$	_	00H
FF69H	8-bit timer H mode register 0	TMHMD0		R/W	$\checkmark$		-	00H
FF6AH	Timer clock selection register 50	TCL50		R/W	$\checkmark$		-	00H
FF6BH	8-bit timer mode control register 50	TMC50		R/W	$\checkmark$		_	00H
FF6CH	8-bit timer H mode register 1	TMHMD1		R/W	$\checkmark$		_	00H
FF6DH	8-bit timer H carrier control register 1	TMCYC1		R/W	$\checkmark$		_	00H
FF6EH	Key return mode register	KRM		R/W	$\checkmark$		-	00H
FF6FH	Watch timer operation mode register	WTM		R/W	$\checkmark$		-	00H

Table 3-7	Special	Function	<b>Register Lis</b>	t (2/4)
	Special	1 unction		·· ( <u>~</u> /+)

Note  $\mu$ PD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only

Address	Special Function Register (SFR) Name	Symbol	R/W	Man	ipulatable B	After	
				1 Bit	8 Bits	16 Bits	Reset
FF70H	Asynchronous serial interface operation mode register 0	ASIM0	R/W	$\checkmark$	V	-	01H
FF71H	Baud rate generator control register 0	BRGC0	R/W	-	$\checkmark$	-	1FH
FF72H	Receive buffer register 0	RXB0	R	-	$\checkmark$	-	FFH
FF73H	Asynchronous serial interface reception error status register 0	ASIS0	R	-	$\checkmark$	_	00H
FF74H	Transmit shift register 0	TXS0	W	_	$\checkmark$	-	FFH
FF80H	Serial operation mode register 10	CSIM10	R/W	$\checkmark$		-	00H
FF81H	Serial clock selection register 10	CSIC10	R/W	$\checkmark$	$\checkmark$	-	00H
FF84H	Transmit buffer register 10	SOTB10	R/W	_		-	00H
FF8CH	Timer clock selection register 51	TCL51	R/W	$\checkmark$		-	00H
FF99H	Watchdog timer enable register	WDTE	R/W	-	$\checkmark$	-	Note 1 1AH/9AH
FF9FH	Clock operation mode select register	OSCCTL	R/W	$\checkmark$		-	00H
FFA0H	Internal oscillation mode register	RCM	R/W	$\checkmark$	$\checkmark$	-	80H <sup>Note 2</sup>
FFA1H	Main clock mode register	МСМ	R/W	$\checkmark$	$\checkmark$	-	00H
FFA2H	Main OSC control register	MOC	R/W	$\checkmark$		-	80H
FFA3H	Oscillation stabilization time counter status register	OSTC	R	$\checkmark$		-	00H
FFA4H	Oscillation stabilization time select register	OSTS	R/W	_		-	05H
FFA5H	IIC shift register 0	IIC0	R/W	_		-	00H
FFA6H	IIC control register 0	IICC0	R/W	$\checkmark$		-	00H
FFA7H	Slave address register 0	SVA0	R/W	_		-	00H
FFA8H	IIC clock selection register 0	IICCL0	R/W	$\checkmark$		-	00H
FFA9H	IIC function expansion register 0	IICX0	R/W	$\checkmark$		-	00H
FFAAH	IIC status register 0	IICS0	R	$\checkmark$	$\checkmark$	-	00H
FFABH	IIC flag register 0	IICF0	R/W	$\checkmark$	$\checkmark$	_	00H
FFACH	Reset control flag register	RESF	R	_	$\checkmark$	-	00H <sup>Note 3</sup>

Notes 1. The reset value of WDTE is determined by setting of option byte.

- 2. The value of this register is 00H immediately after a reset release but automatically changes to 80H after oscillation accuracy stabilization of high-speed internal oscillator has been waited.
- 3. The reset value of RESF varies depending on the reset source.

Address	Special Function Register (SFR) Name	Symbol		Symbol R/W		R/W	/ Manipulatable Bit Unit			After
					1 Bit	8 Bits	16 Bits	Reset		
FFBAH	16-bit timer mode control register 00	TMC0	0	R/W	$\checkmark$	$\checkmark$	_	00H		
FFBBH	Prescaler mode register 00	PRM0	0	R/W	$\checkmark$		-	00H		
FFBCH	Capture/compare control register 00	CRC0	0	R/W	$\checkmark$	$\checkmark$	_	00H		
FFBDH	16-bit timer output control register 00	TOC0	0	R/W		$\checkmark$	-	00H		
FFBEH	Low-voltage detection register	LVIM		R/W	$\checkmark$		-	00H <sup>Note 1</sup>		
FFBFH	Low-voltage detection level selection register	LVIS		R/W	$\checkmark$	$\checkmark$	_	00H <sup>Note 1</sup>		
FFE0H	Interrupt request flag register 0L	IF0	<b>IF0L</b>	R/W		$\checkmark$	$\checkmark$	00H		
FFE1H	Interrupt request flag register 0H		IF0H	R/W		$\checkmark$		00H		
FFE2H	Interrupt request flag register 1L	IF1	IF1L	R/W	$\checkmark$		$\checkmark$	00H		
FFE3H	Interrupt request flag register 1H		IF1H	R/W	$\checkmark$			00H		
FFE4H	Interrupt mask flag register 0L	MK0	MK0L	R/W	$\checkmark$		$\checkmark$	FFH		
FFE5H	Interrupt mask flag register 0H		MK0H	R/W	$\checkmark$	$\checkmark$		FFH		
FFE6H	Interrupt mask flag register 1L	MK1	MK1L	R/W		$\checkmark$	$\checkmark$	FFH		
FFE7H	Interrupt mask flag register 1H	MK1H		R/W	$\checkmark$			FFH		
FFE8H	Priority specification flag register 0L	PR0	PR0L	R/W	$\checkmark$		$\checkmark$	FFH		
FFE9H	Priority specification flag register 0H		PR0H	R/W	$\checkmark$			FFH		
FFEAH	Priority specification flag register 1L	PR1	PR1L	R/W	$\checkmark$		$\checkmark$	FFH		
FFEBH	Priority specification flag register 1H		PR1H	R/W	$\checkmark$	$\checkmark$		FFH		
FFF0H	Internal memory size switching registerNote 2	IMS		R/W	_		_	CFH		
FFF3H	Memory bank select register	BANK		R/W	_	$\checkmark$	_	00H		
FFF4H	Internal expansion RAM size switching register <sup>Note 2</sup>	IXS		R/W	_	$\checkmark$	_	0CH		
FFFBH	Processor clock control register	PCC		R/W	$\checkmark$	$\checkmark$	_	01H		

Table 3-7. Special Function Register List (4/4)

Notes 1. The reset values of LVIM and LVIS vary depending on the reset source.

2. Regardless of the internal memory capacity, the initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) of all products in the 78K0/KD2 are fixed (IMS = CFH, IXS = 0CH). Therefore, set the value corresponding to each product as indicated below.

Flash Memory Version (78K0/KD2)	IMS	IXS	ROM Capacity	Internal High-Speed RAM Capacity	Internal Expansion RAM Capacity
μPD78F0521	04H	0CH	16 KB	768 bytes	-
μPD78F0522	C6H		24 KB	1 KB	
μPD78F0523	C8H		32 KB		
μPD78F0524	ССН	0AH	48 KB		1 KB
μPD78F0525	CFH	08H	60 KB		2 KB
μPD78F0526	ССН	04H	96 KB		4 KB
μPD78F0527, 78F0527D <sup>Note 3</sup>	ССН	00H	128 KB		6 KB

**3.** The ROM and RAM capacities of the products with the on-chip debug function can be debugged according to the debug target products. Set IMS and IXS according to the debug target products.

#### 3.3 Instruction Address Addressing

An instruction address is determined by contents of the program counter (PC) and memory bank select register (BANK), and is normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to PC and branched by the following addressing (for details of instructions, refer to the **78K/0 Series Instructions User's Manual (U12326E)**).


#### 3.3.1 Relative addressing

#### [Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit. In other words, relative addressing consists of relative branching from the start address of the following instruction to the -128 to +127 range.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

#### [Illustration]



When S = 0, all bits of  $\alpha$  are 0. When S = 1, all bits of  $\alpha$  are 1.

#### 3.3.2 Immediate addressing

## [Function]

Immediate data in the instruction word is transferred to the program counter (PC) and branched.


This function is carried out when the CALL !addr16 or BR !addr16 or CALLF !addr11 instruction is executed.

CALL !addr16 and BR !addr16 instructions can be branched to the entire memory space. However, before branching to a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.


The CALLF !addr11 instruction is branched to the 0800H to 0FFFH area.

## [Illustration]

In the case of CALL laddr16 and BR laddr16 instructions



In the case of CALLF !addr11 instruction



#### 3.3.3 Table indirect addressing


#### [Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

This function is carried out when the CALLT [addr5] instruction is executed.

This instruction references the address stored in the memory table from 40H to 7FH, and allows branching to the entire memory space. However, before branching to a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.

## [Illustration]




#### 3.3.4 Register addressing

#### [Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.



## 3.4 Operand Address Addressing

The following methods are available to specify the register and memory (addressing) to undergo manipulation during instruction execution.

#### 3.4.1 Implied addressing

#### [Function]

The register that functions as an accumulator (A and AX) among the general-purpose registers is automatically (implicitly) addressed.

Of the 78K0/KD2 instruction words, the following instructions employ implied addressing.

Instruction	Register to Be Specified by Implied Addressing
MULU	A register for multiplicand and AX register for product storage
DIVUW	AX register for dividend and quotient storage
ADJBA/ADJBS	A register for storage of numeric values that become decimal correction targets
ROR4/ROL4	A register for storage of digit data that undergoes digit rotation

#### [Operand format]

Because implied addressing can be automatically determined with an instruction, no particular operand format is necessary.

#### [Description example]

In the case of MULU X

With an 8-bit  $\times$  8-bit multiply instruction, the product of A register and X register is stored in AX. In this example, the A and AX registers are specified by implied addressing.

#### 3.4.2 Register addressing

## [Function]

The general-purpose register to be specified is accessed as an operand with the register bank select flags (RBS0 to RBS1) and the register specify codes of an operation code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.

## [Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL


'r' and 'rp' can be described by absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

## [Description example]

MOV A, C; when selecting C register as r



INCW DE; when selecting DE register pair as rp



#### 3.4.3 Direct addressing

## [Function]

The memory to be manipulated is directly addressed with immediate data in an instruction word becoming an operand address.


This addressing can be carried out for all of the memory spaces. However, before addressing a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.


## [Operand format]

Identifier	Description
addr16	Label or 16-bit immediate data

## [Description example]

MOV A, !0FE00H; when setting !addr16 to FE00H





#### 3.4.4 Short direct addressing

#### [Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word. This addressing is applied to the 256-byte space FE20H to FF1FH. Internal high-speed RAM and special function registers (SFRs) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively. The SFR area (FF00H to FF1FH) where short direct addressing is applied is a part of the overall SFR area. Ports that are frequently accessed in a program and compare and capture registers of the timer/event counter are mapped in this area, allowing SFRs to be manipulated with a small number of bytes and clocks. When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is set to 0. When it is at 00H to 1FH, bit 8 is set to 1. See the **[Illustration]** shown below.

#### [Operand format]


Identifier	Description
saddr	Immediate data that indicate label or FE20H to FF1FH
saddrp	Immediate data that indicate label or FE20H to FF1FH (even address only)

#### [Description example]

:

LB1 EQU 0FE30H ; Defines FE30H by LB1.

- MOV LB1, A ; When LB1 indicates FE30H of the saddr area and the value of register A is transferred to that address



When 8-bit immediate data is 20H to FFH,  $\alpha = 0$ When 8-bit immediate data is 00H to 1FH,  $\alpha = 1$ 

## 3.4.5 Special function register (SFR) addressing

## [Function]


A memory-mapped special function register (SFR) is addressed with 8-bit immediate data in an instruction word. This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFRs mapped at FF00H to FF1FH can be accessed with short direct addressing.

## [Operand format]

Identifier	Description	
sfr	Special function register name	
sfrp	16-bit manipulatable special function register name (even address only)	

## [Description example]

MOV PM0, A; when selecting PM0 (FF20H) as sfr



### 3.4.6 Register indirect addressing

### [Function]


Register pair contents specified by a register pair specify code in an instruction word and by a register bank select flag (RBS0 and RBS1) serve as an operand address for addressing the memory.

This addressing can be carried out for all of the memory spaces. However, before addressing a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.

#### [Operand format]

Identifier	Description
-	[DE], [HL]

#### [Description example]



#### 3.4.7 Based addressing

## [Function]

8-bit immediate data is added as offset data to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored.


This addressing can be carried out for all of the memory spaces. However, before addressing a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.


#### [Operand format]

Identifier	Description
-	[HL + byte]

#### [Description example]

MOV A, [HL + 10H]; when setting byte to 10H





#### 3.4.8 Based indexed addressing

#### [Function]

The B or C register contents specified in an instruction word are added to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the B or C register contents as a positive number to 16 bits. A carry from the 16th bit is ignored.

This addressing can be carried out for all of the memory spaces. However, before addressing a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.

#### [Operand format]


Identifier	Description
-	[HL + B], [HL + C]

#### [Description example]

MOV A, [HL +B]; when selecting B register

Operation code

1 0 1 0 1 0 1 1



## 3.4.9 Stack addressing

## [Function]


The stack area is indirectly addressed with the stack pointer (SP) contents.

This addressing method is automatically employed when the PUSH, POP, subroutine call and return instructions are executed or the register is saved/reset upon generation of an interrupt request. With stack addressing, only the internal high-speed RAM area can be accessed.

#### [Description example]

PUSH DE; when saving DE register

								-
Operation code	1	0	1	1	0	1	0	1



# CHAPTER 4 MEMORY BANK SELECT FUNCTION (μPD78F0526, 78F0527, AND 78F0527D ONLY)

## 4.1 Memory Bank


The  $\mu$ PD78F0526, 78F0527, and 78F0527D implement a ROM capacity of 96 KB or 128 KB by selecting a memory bank from a memory space of 8000H to BFFFH.

The  $\mu$ PD78F0526 has memory banks 0 to 3, and the  $\mu$ PD78F0527 and 78F0527D have memory banks 0 to 5, as shown below.


The memory banks are selected by using a memory bank select register (BANK).

#### Figure 4-1. Internal ROM (Flash Memory) Configuration

#### (a) µPD78F0526



#### (b) µPD78F0527, 78F0527D




#### 4.2 Difference in Representation of Memory Space

With the 78K0/KD2 products which support the memory bank, addresses can be viewed in the following two different ways.

- Memory bank number + CPU address
- Flash memory real address (HEX FORMAT [BANK])

#### Figure 4-2. Address View

(a) Memory bank number + CPU address



1FFFFH	Memory bank 5
1 C O O O H	(16 KB)
1 B F F F H	Memory bank 4
18000H	(16 KB)
17FFFH	Memory bank 3
14000H	(16 KB)
13FFFH	Memory bank 2
10000H 0FFFFH	(16 KB)
0 F F F F H	Memory bank 1
0 C 0 0 0 H	(16 KB)
ÓBFFFH	Memory bank 0
0 8 0 0 0 H 0 7 F F F H	(16 KB)
0 7 F F F H	
	Common
	(32 KB)
00000H	

(b) Flash memory real address (HEX FORMAT [BANK])

"Memory bank number + CPU address" is represented with a vacancy in the address space, while the flash memory real address is shown with no vacancy in the address space.

"Memory bank number + CPU address" is used for addressing in the user program. For on-board programming and self programming not using the self programming sample library<sup>Note 1</sup>, the flash memory real address is used.

Note that the HEX file that is output by the assembler (RA78K0) by default uses the flash memory real address. For address representation of the other tools such as the simulator and the debugger<sup>Note 2</sup>, see **Table 4-1**.

- **Notes 1.** "Memory bank number + CPU address" can be used when performing self programming, using the self programming sample library, because the addresses are automatically translated.
  - 2. SM+ for 78K0/Kx2, ID78K0-QB

Memory Bank Number	CPU Address	Flash Memory Real Address	Address Representation in Simulator and Debugger <sup>Note 1</sup>
Memory bank 0	08000H-0BFFFH <sup>Note 2</sup>	08000H-0BFFFH	08000H-0BFFFH
Memory bank 1		0C000H-0FFFFH	18000H-1BFFFH
Memory bank 2		10000H-13FFFH	28000H-2BFFFH
Memory bank 3		14000H-17FFFH	38000H-3BFFFH
Memory bank 4		18000H-1BFFFH	48000H-4BFFFH
Memory bank 5		1C000H-1FFFFH	58000H-5BFFFH

## Table 4-1. Memory Bank Address Representation

Notes 1. SM+ for 78K0/Kx2, ID78K0-QB

2. Set the memory bank to be used by the memory bank select register (BANK) (see Figure 4-3).

For details, see the RA78K0 Ver. 3.80 Assembler Package Operation User's Manual (U17199E) and the 78K0/Kx2 Flash Memory Self Programming User's Manual (U17516E).

## 4.3 Memory Bank Select Register (BANK)

The memory bank select register (BANK) is used to select a memory bank to be used.

BANK can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears BANK to 00H.

## Figure 4-3. Format of Memory Bank Select Register (BANK)

Address: FFF3H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
BANK	0	0	0	0	0	BANK2	BANK1	BANK0

BANK2	BANK1	BANK0	Bank setting		
			μPD78F0526 μPD78F0527, 78F0527D		
0	0	0	Common area (32 K) + memory	/ bank 0 (16 K)	
0	0	1	Common area (32 K) + memory bank 1 (16 K)		
0	1	0	Common area (32 K) + memory bank 2 (16 K)		
0	1	1	Common area (32 K) + memory	/ bank 3 (16 K)	
1	0	0	Setting prohibited	Common area (32 K) + memory bank 4 (16 K)	
1	0	1	Common area (32 K) + memory bank 5 (16 K)		
0	ther than abo	ve	Setting prohibited		

Caution Be sure to change the value of the BANK register in the common area (0000H to 7FFFH). If the value of the BANK register is changed in the bank area (8000H to BFFFH), an inadvertent program loop occurs in the CPU. Therefore, never change the value of the BANK register in the bank area.

## 4.4 Selecting Memory Bank

The memory bank selected by the memory bank select register (BANK) is reflected on the bank area and can be addressed. Therefore, to access a memory bank different from the one currently selected, that memory bank must be selected by using the BANK register.

The value of the BANK register must not be changed in the bank area (8000H to BFFFH). Therefore, to change the memory bank, branch an instruction to the common area (0000H to 7FFFH) and change the value of the BANK register in that area.


#### Cautions 1. Instructions cannot be fetched between different memory banks.

- 2. Branching and accessing cannot be directly executed between different memory banks. Execute branching or accessing between different memory banks via the common area.
- 3. Allocate interrupt servicing in the common area.
- 4. An instruction that extends from 7FFFH to 8000H can only be executed in memory bank 0.

#### 4.4.1 Referencing values between memory banks

Values cannot be directly referenced from one memory bank to another.

To access another memory bank from one memory bank, branch once to the common area (0000H to 7FFFH), change the setting of the BANK register there, and then reference a value.




• Software example (to store a value to be referenced in register A)

DATA DATA1: END	CSEG DB	BANK3 0AAH	
	RET		; Return
BNKC BNKRD:	CSEG PUSH MOV XCH MOV XCHW MOV XCHW MOV XCH MOV MOV POP	AT 7000H HL A,R_BNKN A,BANK R_BNKRN,A AX,HL AX,R_BNKA AX,HL A,R_BNKRN BANK,A A,R_BNKRN BANK,A A,R_BNKRN HL	<ul> <li>; Subroutine for referencing between memory banks.</li> <li>; Saves the contents of the HL register.</li> <li>; Acquires the memory bank number at the reference destination.</li> <li>; Swaps the memory bank number at the reference source for that at the reference (destination)</li> <li>; Saves the memory bank number at the reference source.</li> <li>; Saves the contents of the X register.</li> <li>; Acquires the address at the reference destination.</li> <li>; Specifies the address at the reference destination.</li> <li>; Specifies the address at the reference destination.</li> <li>; Reads the target value.</li> <li>; Acquires the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Specifies the memory bank number at the reference source.</li> <li>; Write the target value to the A register.</li> <li>; Restores the contents of the HL register.</li> </ul>
ETRC ENTRY:	CSEG MOV MOVW CALL	UNIT R_BNKN,#BANKNUM DATA1 R_BNKA,#DATA1 !BNKRD : :	; Stores the memory bank number at the reference destination. ; Stores the address at the reference destination. ; Calls a subroutine for referencing between memory banks.
Ramd R_BNKA: R_BNKN: R_BNKRN	DS	SADDR 2 1 1	; Secures RAM for specifying an address at the reference destination. ; Secures RAM for specifying a memory bank number at the reference destination. ; Secures RAM for saving a memory bank number at the reference source.

## 4.4.2 Branching instruction between memory banks

Instructions cannot branch directly from one memory bank to another.

To branch an instruction from one memory bank to another, branch once to the common area (0000H to 7FFFH), change the setting of the BANK register there, and then execute the branch instruction again.



• Software example 1 (to branch from all areas)

Ramd R_BNKA: R_BNKN: RSAVEAX	DS	SADDR 2 1 2	; Secures RAM for specifying a memory bank at the branch destination. ; Secures RAM for specifying a memory bank number at the branch destination. ; Secures RAM for saving the AX register.
ETRC ENTRY:	CSEG MOV MOVW BR :	UNIT R_BNKN,#BANKNUM TEST R_BNKA,#TEST !BNKBR	; Stores the memory bank number at the branch destination in RAM. ; Stores the address at the branch destination in RAM. ; Branches to inter-memory bank branch processing.
BNKC BNKBR:	CSEG MOVW MOV MOV MOVW PUSH MOVW RET	AT 7000H RSAVEAX,AX A,R_BNKN BANK,A AX,R_BNKA AX AX,RSAVEAX	; Saves the AX register. Acquires the memory bank number at the branch destination. Specifies the memory bank number at the branch destination. Specifies the address at the branch destination. Sets the address at the branch destination to stack. Restores the AX register. Branch
BN3 TEST:	CSEG MOV ···· :	BANK3	

• Software example 2 (to branch from common area to any bank area)


ETRC ENTRY:	CSEG	AT	2000H	
	MOV BR	R_BNKN, !TEST	#BANKNUM TEST	; Stores the memory bank number at the branch destination in RAM. ; Stores the address at the branch destination in RAM.
BN3 TEST:	CSEG	BANK3		
TEOT.	MOV :			
END	:			

#### 4.4.3 Subroutine call between memory banks

Subroutines cannot be directly called between memory banks.

To call a subroutine between memory banks, branch once to the common area (0000H to 7FFFH), specify the memory bank at the calling destination by using the BANK register there, execute the CALL instruction, and branch to the call destination by that instruction.

At this time, save the current value of the BANK register to RAM. Restore the value of the BANK register before executing the RET instruction.



## • Software example

RAMD R_BNKA: R_BNKN: R_BNKRN RSAVEAX: ETRC	: DS	SADDR 2 1 1 2 UNIT	; Secures RAM for specifying an address at the calling destination. ; Secures RAM for specifying a memory bank number at the calling destination. ; Secures RAM for saving a memory bank number at the calling source. ; Secures RAM for saving the AX register.
ENTRY:	MOV MOVW CALL	R_BNKN,#BANKNUM TEST R_BNKA,#TEST !BNKCAL : :	; Store the memory bank number at the calling destination in RAM. ; Stores the address at the calling destination in RAM. ; Branches to an inter-memory bank calling processing routine.
BNKC BNKCAL:	CSEG MOVW MOV XCH MOV CALL MOVW XCH MOV MOVW RET	AT 7000H RSAVEAX,AX A,R_BNKN A,BANK R_BNKRN,A IBNKCALS RSAVEAX,AX A,R_BNKRN BANK,A AX,RSAVEAX	<ul> <li>; Inter-memory bank calling processing routine</li> <li>; Saves the AX register.</li> <li>; Acquires the memory bank number at the calling destination.</li> <li>; Changes the bank and acquires the memory bank number at the calling source.</li> <li>; Saves the memory bank number at the calling source to RAM.</li> <li>; Calls a subroutine to branch to the calling destination.</li> <li>; Saves the AX register.</li> <li>; Acquires the memory bank number at the calling source.</li> <li>; Specifies the memory bank number at the calling source.</li> <li>; Restores the AX register.</li> <li>; Returns to the calling source.</li> </ul>
BNKCALS	MOVW PUSH MOVW RET	AX,R_BNKA AX AX,RSAVEAX AX	; Specifies the address at the calling destination. ; Sets the address at the calling destination to stack. ; Restores source AX register. ; Branches to the calling destination.
BN3 TEST:	CSEG MOV ···· : BET	BANK3	;
END			

**Remark** In the software example above, multiplexed processing is not supported.


<R>

#### 4.4.4 Instruction branch to bank area by interrupt

When an interrupt occurs, instructions can branch to the memory bank specified by the BANK register by using the vector table, but it is difficult to identify the BANK register when the interrupt occurs.

Therefore, specify the branch destination address specified by the vector table in the common area (0000H to 7FFFH), specify the memory bank at the branch destination by using the BANK register in the common area, and execute the CALL instruction. At this time, save the BANK register value before the change to RAM, and restore the value of the BANK register before executing the RETI instruction.

**Remark** Allocate interrupt servicing that requires a quick response in the common area.



• Software example (when using interrupt request of 16-bit timer/event counter 00)

VCTBL	CSEG DW	AT 0020H BNKITM000	; Specifies an address at the timer interrupt destination.
RAMD R_BNKRN	DSEG I: DS	SADDR 1	; Secures RAM for saving the memory bank number before the interrupt occurs.
BNKC	CSEG	AT 7000H	
BNKITM0	00: PUSH	AX	; Inter-memory bank interrupt servicing routine ; Saves the contents of the AX register.
	MOV MOV CALL MOV MOV	A,BANK R_BNKRN,A BANK,#BANKNUM TEST !TEST A,R_BNKRN BANK,A	; Saves the memory bank number before the interrupt to RAM. ; Specifies the memory bank number of the interrupt routine. ; Calls the interrupt routine. ; Restores the memory bank number before the interrupt.
	POP	AX	; Restores the contents of the AX register.
	RETI		
BN3 TEST:	CSEG MOV ···· :	BANK3	; Interrupt servicing routine
END	RET		

Г

- Remark Note the following points to use the memory bank select function efficiently.
  - Allocate a routine that is used often in the common area.
  - If a value that is planned to be referenced is placed in RAM, it can be referenced from all of the areas.
  - If the reference destination and the branch destination of the routine placed in a memory bank are placed in the same memory bank, then the code size and processing are more efficient.
  - Allocate interrupt servicing that requires a quick response in the common area.

## **CHAPTER 5 PORT FUNCTIONS**

## 5.1 Port Functions

There are two types of pin I/O buffer power supplies: AVREF and VDD. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pins
AVREF	P20 to P27
VDD	Pins other than P20 to P27

Table 5-1. Pin I/O Buffer Power Supplies

78K0/KD2 products are provided with the ports shown in Figure 5-1, which enable variety of control operations. The functions of each port are shown in Table 5-2.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.




Figure 5-1. Port Types

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	TI000
P01		4-bit I/O port.		TI010/TO00
P02		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		_
P03		setting.		-
P10	I/O	Port 1.	Input port	SCK10/TxD0
P11		8-bit I/O port.		SI10/RxD0
P12		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		SO10
P13		setting.		TxD6
P14				RxD6
P15				ТОН0
P16				TOH1/INTP5
P17				TI50/TO50
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Analog input	ANI0 to ANI7
P30	I/O	Port 3.	Input port	INTP1
P31		4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		INTP2/OCD1A <sup>Note</sup>
P32				INTP3/OCD1B <sup>Note</sup>
P33		setting.		TI51/TO51/INTP4
P40, P41	I/O	Port 4. 2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	_
P60	I/O	Port 6.	Input port	SCL0
P61		4-bit I/O port.		SDA0
P62		Output is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		EXSCL0
P63				_

Table 5-2. Port Functions (1/	2)
-------------------------------	----

**Note** µPD78F0527D only

Function Name	I/O	Function	After Reset	Alternate Function
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	KR0 to KR7
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121		5-bit I/O port.		X1/OCD0A <sup>Note</sup>
P122		Input/output can be specified in 1-bit units. Only for P120, use of an on-chip pull-up resistor can be specified by a software setting.		X2/EXCLK/OCD0B <sup>Note</sup>
P123				XT1
P124				XT2/EXCLKS
P130	Output	Port 13. 1-bit output-only port.	Output port	-
P140	I/O	Port 14. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	PCL/INTP6

Table 5-2.	Port Functions (2	2/2)

## Note µPD78F0527D only

## 5.2 Port Configuration

Ports include the following hardware.

Table 5-3.	Port Configuration
------------	--------------------

Item	Configuration
Control registers	Port mode register (PM0 to PM4, PM6, PM7, PM12, PM14) Port register (P0 to P4, P6, P7, P12 to P14) Pull-up resistor option register (PU0, PU1, PU3, PU4, PU7, PU12, PU14) A/D port configuration register (ADPC)
Port	Total: 45 (CMOS I/O: 40, CMOS output: 1, N-ch open drain I/O: 4)
Pull-up resistor	Total: 28


## 5.2.1 Port 0


Port 0 is a 4-bit I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P03 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

This port can also be used for timer I/O.

Reset signal generation sets port 0 to input mode.


Figures 5-2 to 5-4 show block diagrams of port 0.






- P0: Port register 0
- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WR××: Write signal

Figure 5-3. Block Diagram of P01



- P0: Port register 0
- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WR xx: Write signal





- P0: Port register 0
- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WR××: Write signal

## 5.2.2 Port 1

Port 1 is an 8-bit I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

This port can also be used for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

Reset signal generation sets port 1 to input mode.

Figures 5-5 to 5-9 show block diagrams of port 1.

## Caution To use P10/SCK10/TxD0 and P12/SO10 as general-purpose ports, set serial operation mode register 10 (CSIM10) and serial clock selection register 10 (CSIC10) to the default status (00H).




Figure 5-5. Block Diagram of P10

- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR××: Write signal




Figure 5-6. Block Diagram of P11 and P14

- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR××: Write signal





Figure 5-7. Block Diagram of P12 and P15

- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR xx: Write signal

Figure 5-8. Block Diagram of P13



- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR××: Write signal




Figure 5-9. Block Diagram of P16 and P17

- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR xx: Write signal

### 5.2.3 Port 2

Port 2 is an 8-bit I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for A/D converter analog input.


To use P20/ANI0 to P27/ANI7 as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using PM2. Use these pins starting from the lower bit.


To use P20/ANI0 to P27/ANI7 as digital output pins, set them in the digital I/O mode by using ADPC and in the output mode by using PM2.

Table 5-4. Setting Functions of P20/ANI0 to P27/ANI7 Pins

ADPC	PM2	ADS	P20/ANI0 to P27/ANI7 Pin
Digital I/O selection	Input mode	_	Digital input
	Output mode	-	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

All P20/ANI0 to P27/ANI7 are set in the analog input mode when the reset signal is generated. Figure 5-10 shows a block diagram of port 2.





#### Figure 5-10. Block Diagram of P20 to P27

Port register 2

- PM2: Port mode register 2
- RD: Read signal

WR×x: Write signal

# 5.2.4 Port 3

Port 3 is a 4-bit I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P33 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

This port can also be used for external interrupt request input and timer I/O.

Reset signal generation sets port 3 to input mode.

Figures 5-11 and 5-12 show block diagrams of port 3.

- Cautions 1. In the products with an on-chip debug function ( $\mu$ PD78F0527D), be sure to pull the P31/INTP2/OCD1A<sup>Note</sup> pin down before a reset release, to prevent malfunction.
  - 2. For products without an on-chip debug function and with the flash memory of 48 KB or more ( $\mu$ PD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the products with an on-chip debug function ( $\mu$ PD78F0527D), connect P31/INTP2/OCD1A<sup>Note</sup> as follows when writing the flash memory with a flash memory programmer.

• P31/INTP2/OCD1A<sup>Note</sup>: Connect to Vss via a resistor (10 kΩ: recommended).

The above connection is not necessary when writing the flash memory by means of self programming.

- **Note** OCD1A is provided to the  $\mu$ PD78F0527D only.
- **Remarks 1.** For the product ranks, consult an NEC Electronics sales representative.
  - Only for the μPD78F0527D, P31 and P32 can be used as on-chip debug mode setting pins (OCD1A, OCD1B) when the on-chip debug function is used. For how to connect an in-circuit emulator supporting on-chip debugging (QB-78K0MINI or QB-MINI2), see CHAPTER 27 ON-CHIP DEBUG FUNCTION (μPD78F0527D ONLY).

<R>





Figure 5-11. Block Diagram of P30 to P32

- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR×x: Write signal

Note µPD78F0527D only

Figure 5-12. Block Diagram of P33



- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR xx: Write signal


# 5.2.5 Port 4

Port 4 is a 2-bit I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 and P41 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4).

Reset signal generation sets port 4 to input mode.

Figure 5-13 shows a block diagram of port 4.

#### Figure 5-13. Block Diagram of P40, P41



- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR×x: Write signal

# 5.2.6 Port 6

Port 6 is a 4-bit I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The output of the P60 to P63 pins is N-ch open-drain output (6 V tolerance).

This port can also be used for serial interface data I/O and clock I/O.

Reset signal generation sets port 6 to input mode.

Figures 5-14 to 5-16 show block diagrams of port 6.

**Remark** When using P62/EXSCL0 as an external clock input pin of the serial interface, input a clock of 6.4 MHz to it.




Figure 5-14. Block Diagram of P60 and P61


P6: Port register 6

PM6: Port mode register 6

RD: Read signal

WR××: Write signal


Figure 5-15. Block Diagram of P62



- P6: Port register 6
- PM6: Port mode register 6
- RD: Read signal

WR××: Write signal





- P6: Port register 6
- PM6: Port mode register 6
- RD: Read signal
- WR××: Write signal

# 5.2.7 Port 7


Port 7 is an 8-bit I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When the P70 to P77 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

This port can also be used for key return input.

Reset signal generation sets port 7 to input mode.

Figure 5-17 shows a block diagram of port 7.





- P7: Port register 7
- PU7: Pull-up resistor option register 7
- PM7: Port mode register 7
- RD: Read signal
- WR xx: Write signal

#### 5.2.8 Port 12

Port 12 is a 5-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port only for P120, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

This port can also be used as pins for external interrupt request input, potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, external clock input for main system clock.

Reset signal generation sets port 12 to input mode.

Figures 5-18 and 5-19 show block diagrams of port 12.

- Cautions 1. When using the P121 to P124 pins to connect a resonator for the main system clock (X1, X2) or subsystem clock (XT1, XT2), or to input an external clock for the main system clock (EXCLK) or subsystem clock (EXCLKS), the X1 oscillation mode, XT1 oscillation mode, or external clock input mode must be set by using the clock operation mode select register (OSCCTL) (for details, see 6.3 (1) Clock operation mode select register (OSCCTL) and (3) Setting of operation mode for subsystem clock pin). The reset value of OSCCTL is 00H (all of the P121 to P124 pins are I/O port pins). At this time, setting of the PM121 to PM124 and P121 to P124 pins is not necessary.
  - For products without an on-chip debug function and with the flash memory of 48 KB or more (μPD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the product with an on-chip debug function (μPD78F0527D), connect P121/X1/OCD0A<sup>Note</sup> as follows when writing the flash memory with a flash memory programmer.
    - P121/X1/OCD0A<sup>Note</sup>: When using this pin as a port, connect it to Vss via a resistor (10 kΩ: recommended) (in the input mode) or leave it open (in the output mode)

The above connection is not necessary when writing the flash memory by means of self programming.

**Note** OCD0A is provided to the  $\mu$ PD78F0527D only.


**Remarks 1.** For the product ranks, consult an NEC Electronics sales representative.

Only for the μPD78F0527D, X1 and X2 can be used as on-chip debug mode setting pins (OCD0A, OCD0B) when the on-chip debug function is used. For how to connect an in-circuit emulator supporting on-chip debugging (QB-78K0MINI or QB-MINI2), see CHAPTER 27 ON-CHIP DEBUG FUNCTION (μPD78F0527D ONLY).


<R>

User's Manual U17312EJ5V0UD





- P12: Port register 12
- PU12: Pull-up resistor option register 12
- PM12: Port mode register 12
- RD: Read signal
- WR××: Write signal





**Note** μPD78F0527D only

Write signal


WR××:

# 5.2.9 Port 13

Port 13 is a 1-bit output-only port.

Figure 5-20 shows a block diagram of port 13.

## Figure 5-20. Block Diagram of P130




P13: Port register 13

RD: Read signal

WR××: Write signal

**Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.




# 5.2.10 Port 14


Port 14 is a 1-bit I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14). When the P140 pin is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 14 (PU14).

This port can also be used for external interrupt request input and clock output.

Reset signal generation sets port 14 to input mode.

Figures 5-21 shows a block diagram of port 14.





- P14: Port register 14
- PU14: Pull-up resistor option register 14
- PM14: Port mode register 14
- RD: Read signal
- WR xx: Write signal

# 5.3 Registers Controlling Port Function

Port functions are controlled by the following four types of registers.

- Port mode registers (PM0 to PM4, PM6, PM7, PM12, PM14)
- Port registers (P0 to P4, P6, P7, P12 to P14)
- Pull-up resistor option registers (PU0, PU1, PU3, PU4, PU7, PU12, PU14)
- A/D port configuration register (ADPC)

### (1) Port mode registers (PM0 to PM4, PM6, PM7, PM12, and PM14)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **5.5** Settings of Port Mode Register and Output Latch When Using Alternate Function.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	1	1	1	1	PM03	PM02	PM01	PM00	FF20H	FFH	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FF21H	FFH	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W
PM3	1	1	1	1	PM33	PM32	PM31	PM30	FF23H	FFH	R/W
									_		
PM4	1	1	1	1	1	1	PM41	PM40	FF24H	FFH	R/W
PM6	1	1	1	1	PM63	PM62	PM61	PM60	FF26H	FFH	R/W
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FF27H	FFH	R/W
									_		
PM12	1	1	1	PM124	PM123	PM122	PM121	PM120	FF2CH	FFH	R/W
PM14	1	1	1	1	1	1	1	PM140	FF2EH	FFH	R/W

# Figure 5-22. Format of Port Mode Register

PMmn	Pmn pin I/O mode selection
	(m = 0 to 4, 6, 7, 12, 14; n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Caution Be sure to set bits 4 to 7 of PM0, bits 4 to 7 of PM3, bits 2 to 7 of PM4, bits 4 to 7 of PM6, bits 5 to 7 of PM12, and bits 1 to 7 of PM14 to 1.

# (2) Port registers (P0 to P4, P6, P7, P12 to P14)

These registers write the data that is output from the chip when data is output from a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the value of the output latch is read.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	0	P03	P02	P01	P00	FF00H	00H (output latch)	R/W
P1	P17	P16	P15	P14	P13	P12	P11	P10	FF01H	00H (output latch)	R/W
P2	P27	P26	P25	P24	P23	P22	P21	P20	FF02H	00H (output latch)	R/W
									-		
P3	0	0	0	0	P33	P32	P31	P30	FF03H	00H (output latch)	R/W
									-		
P4	0	0	0	0	0	0	P41	P40	FF04H	00H (output latch)	R/W
									-		
P6	0	0	0	0	P63	P62	P61	P60	FF06H	00H (output latch)	R/W
P7	P77	P76	P75	P74	P73	P72	P71	P70	FF07H	00H (output latch)	R/W
P12	0	0	0	P124 <sup>Note</sup>	P123 <sup>Note</sup>	P122 <sup>Note</sup>	P121 <sup>Note</sup>	P120	FF0CH	00H (output latch)	R/W
P13	0	0	0	0	0	0	0	P130	FF0DH	00H (output latch)	R/W
P14	0	0	0	0	0	0	0	P140	FF0EH	00H (output latch)	R/W
	L								I		

# Figure 5-23. Format of Port Register

Pmn	m = 0 to 4, 6, 7, 12 to 14; n = 0 to 7								
	Output data control (in output mode)	Input data read (in input mode)							
0	Output 0	Input low level							
1	Output 1	Input high level							

**Note** "0" is always read from the output latch of P121 to P124 if the pin is in the external clock input mode.

# (3) Pull-up resistor option registers (PU0, PU1, PU3, PU4, PU7, PU12, and PU14)

These registers specify whether the on-chip pull-up resistors of P00 to P03, P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, or P140 are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode of the pins to which the use of an on-chip pull-up resistor has been specified in PU0, PU1, PU3, PU4, PU7, PU12, and PU14. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins, regardless of the settings of PU0, PU1, PU3, PU4, PU7, PU12, and PU14.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to 00H.

On-chip pull-up resistor connected

1

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	0	0	0	0	PU03	PU02	PU01	PU00	FF30H	00H	R/W
PU1	PU17	PU16	PU15	PU14	PU13	PU12	PU11	PU10	FF31H	00H	R/W
PU3	0	0	0	0	PU33	PU32	PU31	PU30	FF33H	00H	R/W
PU4	0	0	0	0	0	0	PU41	PU40	FF34H	00H	R/W
PU7	PU77	PU76	PU75	PU74	PU73	PU72	PU71	PU70	FF37H	00H	R/W
PU12	0	0	0	0	0	0	0	PU120	FF3CH	00H	R/W
PU14	0	0	0	0	0	0	0	PU140	FF3EH	00H	R/W
	PUmn				Pmn pi	n on-chip p	oull-up res	istor select	ion		
					(m =	= 0, 1, 3, 4,	7, 12, 14;	n = 0 to 7)			
	0	On-chip p	oull-up resi	stor not co	nnected						

# Figure 5-24. Format of Pull-up Resistor Option Register

# (4) A/D port configuration register (ADPC)

This register switches the P20/ANI0 to P27/ANI7 pins to digital I/O of port or analog input of A/D converter. ADPC can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 00H.

Address:	FF2FH A	After reset: 0	0H R/W									
Symbol	7	6	5	4	;	3	:	2		1	(	2
ADPC	0	0	0	0	AD	PC3	AD	PC2	AD	PC1	AD	-C0
	ADPC3	ADPC2	ADPC1	ADPC0	C	igital I	/O (D)	/analo	g inpu	t (A) s	witchir	g
					P27/ ANI7	P26/ ANI6	P25/ ANI5		P23/ ANI3		P21/ ANI1	
	0	0	0	0	Α	A	Α	А	Α	А	Α	А
	0	0	0	1	А	A	А	А	А	А	А	D
	0	0	1	0	A	A	Α	А	А	А	D	D
	0	0	1	1	A	A	Α	А	А	D	D	D
	0	1	0	0	А	A	А	А	D	D	D	D
	0	1	0	1	A	A	Α	D	D	D	D	D
	0	1	1	0	Α	A	D	D	D	D	D	D
	0	1	1	1	А	D	D	D	D	D	D	D
	1	0	0	0	D	D	D	D	D	D	D	D
		Other the	an above		Setti	ng pro	hibitec	1				

## Figure 5-25. Format of A/D Port Configuration Register (ADPC)

- Cautions 1. Set the channel used for A/D conversion to the input mode by using port mode register 2 (PM2).
  - 2. If data is written to ADPC, a wait cycle is generated. Do not write data to ADPC when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

# 5.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

### 5.4.1 Writing to I/O port

#### (1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin. Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

#### (2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

### 5.4.2 Reading from I/O port

### (1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

# (2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

### 5.4.3 Operations on I/O port

#### (1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

### (2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change. The data of the output latch is cleared when a reset signal is generated.

# 5.5 Settings of Port Mode Register and Output Latch When Using Alternate Function

To use the alternate function of a port pin, set the port mode register and output latch as shown in Table 5-5.

Pin Name	Alternate Function	PM××	P××	
	Function Name	I/O		
P00	TI000	Input	1	×
P01	TI010	Input	1	×
	TO00	Output	0	0
P10	SCK10	Input	1	×
		Output	0	1
	TxD0	Output	0	1
P11	SI10	Input	1	×
	RxD0	Input	1	×
P12	SO10	Output	0	0
P13	TxD6	Output	0	1
P14	RxD6	Input	1	×
P15	ТОНО	Output	0	0
P16	TOH1	Output	0	0
	INTP5	Input	1	×
P17	TI50	Input	1	×
	TO50	Output	0	0
P20 to P27 <sup>Note 1</sup>	ANI0 to ANI7 <sup>Note 1</sup>	Input	1	×
P30 to P32	INTP1 to INTP3	Input	1	×
P33	INTP4	Input	1	×
	TI51	Input	1	×
	T051	Output	0	0
P60	SCL0	I/O	0	0
P61	SDA0	I/O	0	0
P62	EXSCL0	Input	1	×
P70 to P77	KR0 to KR7	Input	1	×
P120	INTP0	Input	1	×
	EXLVI	Input	1	×
P121	X1 <sup>Note 2</sup>	-	×	×
P122	X2 <sup>Note 2</sup>	-	×	×
	EXCLK <sup>Note 2</sup>	Input	×	×
P123	XT1 <sup>Note 2</sup>	-	×	×
P124	XT2 <sup>Note 2</sup>	-	×	×
	EXCLKS <sup>Note 2</sup>	Input	×	×
P140	PCL	Output	0	0
	INTP6	Input	1	×

# Table 5-5. Settings of Port Mode Register and Output Latch When Using Alternate Function

(Notes 1 and 2, and remarks 1 and 2 are listed on the next page.)

**Notes 1.** The function of the ANI0/P20 to ANI7/P27 pins can be selected by using the A/D port configuration register (ADPC), the analog input channel specification register (ADS), and PM2.

ADPC	PM2	ADS	ANI0/P20 to ANI7/P27 Pins
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	
Digital I/O selection	Input mode	-	Digital input
	Output mode	-	Digital output

Table 5-6. Setting Functions of ANI0/P20 to ANI7/P27 Pins

2. When using the P121 to P124 pins to connect a resonator for the main system clock (X1, X2) or subsystem clock (XT1, XT2), or to input an external clock for the main system clock (EXCLK) or subsystem clock (EXCLKS), the X1 oscillation mode, XT1 oscillation mode, or external clock input mode must be set by using the clock operation mode select register (OSCCTL) (for details, see 6.3 (1) Clock operation mode select register (OSCCTL) and (3) Setting of operation mode for subsystem clock pin). The reset value of OSCCTL is 00H (all of the P121 to P124 are I/O port pins). At this time, setting of PM121 to PM124 and P121 to P124 is not necessary.

### Remarks 1. ×: Don't care

PM××: Port mode register

- Pxx: Port output latch
- Only for the μPD78F0527D, X1, X2, P31, and P32 can be used as on-chip debug mode setting pins (OCD0A, OCD0B, OCD1A, OCD1B) when the on-chip debug function is used. For how to connect an in-circuit emulator supporting on-chip debugging (QB-78K0MINI or QB-MINI2), see CHAPTER 27 ON-CHIP DEBUG FUNCTION (μPD78F0527D ONLY).

<R>

# 5.6 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

- <Example> When P10 is an output port, P11 to P17 are input ports (all pin statuses are high level), and the port latch value of port 1 is 00H, if the output of output port P10 is changed from low level to high level via a 1-bit manipulation instruction, the output latch value of port 1 is FFH.
- Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.


A 1-bit manipulation instruction is executed in the following order in the 78K0/KD2.

- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P10, which is an output port, is read, while the pin statuses of P11 to P17, which are input ports, are read. If the pin statuses of P11 to P17 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.



### Figure 5-26. Bit Manipulation Instruction (P10)

# CHAPTER 6 CLOCK GENERATOR

# 6.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following three kinds of system clocks and clock oscillators are selectable.

#### (1) Main system clock

# <1> X1 oscillator

This circuit oscillates a clock of fx = 1 to 20 MHz by connecting a resonator to X1 and X2. Oscillation can be stopped by executing the STOP instruction or using the main OSC control register (MOC).

# <2> Internal high-speed oscillator

This circuit oscillates a clock of  $f_{RH} = 8$  MHz (TYP.). After a reset release, the CPU always starts operating with this internal high-speed oscillation clock. Oscillation can be stopped by executing the STOP instruction or using the internal oscillation mode register (RCM).

An external main system clock (fEXCLK = 1 to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. An external main system clock input can be disabled by executing the STOP instruction or using RCM. As the main system clock, a high-speed system clock (X1 clock or external main system clock) or internal high-speed oscillation clock can be selected by using the main clock mode register (MCM).

#### (2) Subsystem clock

## Subsystem clock oscillator

This circuit oscillates at a frequency of  $fx_T = 32.768$  kHz by connecting a 32.768 kHz resonator across XT1 and XT2. Oscillation can be stopped by using the processor clock control register (PCC) and clock operation mode select register (OSCCTL).

An external subsystem clock (fexcLKS = 32.768 kHz) can also be supplied from the EXCLKS/XT2/P124 pin. An external subsystem clock input can be disabled by setting PCC and OSCCTL.

## **Remarks 1.** fx: X1 clock oscillation frequency

- 2. free: Internal high-speed oscillation clock frequency
- **3.** fexclk: External main system clock frequency
- 4. fxT: XT1 clock oscillation frequency
- 5. fexclks: External subsystem clock frequency

- (3) Internal low-speed oscillation clock (clock for watchdog timer)
  - Internal low-speed oscillator

This circuit oscillates a clock of  $f_{RL}$  = 240 kHz (TYP.). After a reset release, the internal low-speed oscillation clock always starts operating.

Oscillation can be stopped by using the internal oscillation mode register (RCM) when "internal low-speed oscillator can be stopped by software" is set by option byte.

The internal low-speed oscillation clock cannot be used as the CPU clock. The following hardware operates with the internal low-speed oscillation clock.


- Watchdog timer
- TMH1 (when  $f_{RL}$ ,  $f_{RL}/2^7$ , or  $f_{RL}/2^9$  is selected)
- Remark fRL: Internal low-speed oscillation clock frequency

# 6.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Item	Configuration	
Control registers	Clock operation mode select register (OSCCTL)	
-	Processor clock control register (PCC)	
	Internal oscillation mode register (RCM)	
	Main OSC control register (MOC)	
	Main clock mode register (MCM)	
	Oscillation stabilization time counter status register (OSTC)	
	Oscillation stabilization time select register (OSTS)	
Oscillators	X1 oscillator	
	XT1 oscillator	
	Internal high-speed oscillator	
	Internal low-speed oscillator	

### Table 6-1. Configuration of Clock Generator



**CHAPTER 6** 

CLOCK GENERATOR

#### Figure 6-1. Block Diagram of Clock Generator

- Remarks 1. fx: X1 clock oscillation frequency
  - 2. fRH: Internal high-speed oscillation clock frequency
  - 3. fexclk: External main system clock frequency
  - **4.** fxH: High-speed system clock frequency
  - 5. fxp: Main system clock frequency
  - 6. fprs: Peripheral hardware clock frequency
  - 7. fcpu: CPU clock frequency
  - 8. fxT: XT1 clock oscillation frequency
  - 9. fexclks: External subsystem clock frequency
  - **10.** fsub: Subsystem clock frequency
  - **11.** fr.: Internal low-speed oscillation clock frequency

# 6.3 Registers Controlling Clock Generator

The following seven registers are used to control the clock generator.

- Clock operation mode select register (OSCCTL)
- Processor clock control register (PCC)
- Internal oscillation mode register (RCM)
- Main OSC control register (MOC)
- Main clock mode register (MCM)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

# (1) Clock operation mode select register (OSCCTL)

This register selects the operation modes of the high-speed system and subsystem clocks, and the gain of the on-chip oscillator.

OSCCTL can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Address: FF	9FH After I	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	3	2	1	<0>
OSCCTL	EXCLK	OSCSEL	EXCLKS <sup>Note</sup>	OSCSELS <sup>Note</sup>	0	0	0	AMPH
			-					
	EXCLK	OSCSEL	High-speed system clock pin operation mode		P121/X1 pin		P122/X2/EXCLK pin	
	0	0	I/O port mod	le	I/O port			
	0	1	X1 oscillatio	n mode	Crystal/cera	mic resonator	connection	
	1	0	I/O port mod	I/O port mode		I/O port		

External clock input

mode

1

1

# Figure 6-2. Format of Clock Operation Mode Select Register (OSCCTL)

AMPH	Operating frequency control
0	1 MHz $\leq$ fxH $\leq$ 10 MHz
1	$10 \text{ MHz} < f_{XH} \le 20 \text{ MHz}$

Note EXCLKS and OSCSELS are used in combination with XTSTART (bit 6 of the processor clock control register (PCC)). See (3) Setting of operation mode for subsystem clock pin.

I/O port

External clock input

- Cautions 1. Be sure to set AMPH to 1 if the high-speed system clock oscillation frequency exceeds 10 MHz.
  - 2. Set AMPH before setting the peripheral functions after a reset release. The value of AMPH can be changed only once after a reset release. When the high-speed system clock (X1 oscillation) is selected as the CPU clock, supply of the CPU clock is stopped for 4.06 to 16.12  $\mu$ s after AMPH is set to 1. When the high-speed system clock (external clock input) is selected as the CPU clock, supply of the CPU clock is stopped for the duration of 160 external clocks after AMPH is set to 1.
  - 3. If the STOP instruction is executed when AMPH = 1, supply of the CPU clock is stopped for 4.06 to 16.12  $\mu$ s after the STOP mode is released when the internal high-speed oscillation clock is selected as the CPU clock, or for the duration of 160 external clocks when the high-speed system clock (external clock input) is selected as the CPU clock. When the high-speed system clock (X1 oscillation) is selected as the CPU clock, the oscillation stabilization time is counted after the STOP mode is released.
  - 4. To change the value of EXCLK and OSCSEL, be sure to confirm that bit 7 (MSTOP) of the main OSC control register (MOC) is 1 (the X1 oscillator stops or the external clock from the EXCLK pin is disabled).

**Remark** fxH: High-speed system clock oscillation frequency

# (2) Processor clock control register (PCC)

This register is used to select the CPU clock, the division ratio, and operation mode for subsystem clock. PCC is set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets PCC to 01H.

### Figure 6-3. Format of Processor Clock Control Register (PCC)

Address: FFFBH After reset: 01H R/W<sup>Note 1</sup>

Symbol 7 6 <5> <4> 3 2 1 0 XTSTART Note2 PCC2 PCC0 PCC 0 CLS CSS 0 PCC1

CLS	CPU clock status
0	Main system clock
1	Subsystem clock

CSS	PCC2	PCC1	PCC0	CPU clock (fcpu) selection
0	0	0	0	fxp
	0	0	1	fxp/2 (default)
	0	1	0	fxp/2 <sup>2</sup>
	0	1	1	fxp/2 <sup>3</sup>
	1	0	0	fxp/2 <sup>4</sup>
1	0	0	0	fsub/2
	0	0	1	
	0	1	0	
	0	1	1	
	1	0	0	
	Other that	an above		Setting prohibited

**Notes 1.** Bit 5 is read-only.

 XTSTART is used in combination with EXCLKS and OSCSELS (bits 5 and 4 of the clock operation mode select register (OSCCTL)). See (3) Setting of operation mode for subsystem clock pin.

**Remarks 1.** fxp: Main system clock oscillation frequency

2. fsub: Subsystem clock oscillation frequency

The fastest instruction can be executed in 2 clocks of the CPU clock in the 78K0/KD2. Therefore, the relationship between the CPU clock (fcPu) and the minimum instruction execution time is as shown in Table 6-2.

Caution Be sure to clear bits 3 and 7 to "0".

CPU Clock (fcpu)		Minir	2/fcpu		
		Main Sys	tem Clock	Subsystem Clock	
	High-Speed System Clock <sup>№0®</sup>		Internal High-Speed Oscillation Clock <sup>Note</sup>		
	At 10 MHz Operation	At 20 MHz Operation	At 8 MHz (TYP.) Operation	At 32.768 kHz Operation	
fхр	0.2 <i>μ</i> s	0.1 <i>μ</i> s	0.25 μs (TYP.)	-	
fxp/2	0.4 <i>μ</i> s	0.2 <i>μ</i> s	0.5 μs (TYP.)	-	
fxp/2 <sup>2</sup>	0.8 <i>μ</i> s	0.4 <i>μ</i> s	1.0 μs (TYP.)	-	
fxp/2 <sup>3</sup>	1.6 <i>μ</i> s	0.8 <i>μ</i> s	2.0 μs (TYP.)	-	
fxp/2 <sup>4</sup>	3.2 <i>μ</i> s	1.6 <i>μ</i> s	4.0 μs (TYP.)	-	
fsuв/2	-	-	-	122.1 μs	

### Table 6-2. Relationship Between CPU Clock and Minimum Instruction Execution Time

**Note** The main clock mode register (MCM) is used to set the main system clock supplied to CPU clock (high-speed system clock/internal high-speed oscillation clock) (see **Figure 6-6**).

## (3) Setting of operation mode for subsystem clock pin

The operation mode for the subsystem clock pin can be set by using bit 6 (XTSTART) of the processor clock control register (PCC) and bits 5 and 4 (EXCLKS, OSCSELS) of the clock operation mode select register (OSCCTL) in combination.

PCC	OSCCTL		Subsystem Clock Pin	P123/XT1 Pin	P124/XT2/EXCLKS
Bit 6	Bit 5	Bit 4	Operation Mode		Pin
XTSTART	EXCLKS	OSCSELS			
0	0	0	I/O port mode	I/O port	
0	0	1	XT1 oscillation mode	Crystal resonator connect	ction
0	1	0	I/O port mode	I/O port	
0	1	1	External clock input mode	I/O port	External clock input
1	×	×	XT1 oscillation mode	Crystal resonator connection	

### Table 6-3. Setting of Operation Mode for Subsystem Clock Pin

Caution Confirm that bit 5 (CLS) of the processor clock control register (PCC) is 0 (CPU is operating with main system clock) when changing the current values of XTSTART, EXCLKS, and OSCSELS.

**Remark** ×: don't care

# (4) Internal oscillation mode register (RCM)

This register sets the operation mode of internal oscillator. RCM can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 80H<sup>Note 1</sup>.

### Figure 6-4. Format of Internal Oscillation Mode Register (RCM)

Address: FFA0H After reset: 80H<sup>Note 1</sup> R/W<sup>Note 2</sup>

Symbol	<7>	6	5	4	3	2	<1>	<0>
RCM	RSTS	0	0	0	0	0	LSRSTOP	RSTOP

[	RSTS	Status of internal high-speed oscillator				
	0	Naiting for accuracy stabilization of internal high-speed oscillator				
	1	Stability operating of internal high-speed oscillator				

LSRSTOP	Internal low-speed oscillator oscillating/stopped			
0	Internal low-speed oscillator oscillating			
1	Internal low-speed oscillator stopped			

RSTOP	Internal high-speed oscillator oscillating/stopped			
0	nternal high-speed oscillator oscillating			
1	Internal high-speed oscillator stopped			

- **Notes 1.** The value of this register is 00H immediately after a reset release but automatically changes to 80H after internal high-speed oscillator has been stabilized.
  - 2. Bit 7 is read-only.
- Caution When setting RSTOP to 1, be sure to confirm that the CPU operates with a clock other than the internal high-speed oscillation clock. Specifically, set under either of the following conditions.
  - When MCS = 1 (when CPU operates with the high-speed system clock)
  - When CLS = 1 (when CPU operates with the subsystem clock)

In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock before setting RSTOP to 1.

## (5) Main OSC control register (MOC)

This register selects the operation mode of the high-speed system clock.

This register is used to stop the X1 oscillator or to disable an external clock input from the EXCLK pin when the CPU operates with a clock other than the high-speed system clock.

MOC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 80H.

## Figure 6-5. Format of Main OSC Control Register (MOC)

Address: FF	A2H After	reset: 80H	R/W					
Symbol	<7>	6	5	4	3	2	1	0
MOC	MSTOP	0	0	0	0	0	0	0

MSTOP	Control of high-speed	system clock operation
	X1 oscillation mode	External clock input mode
0	X1 oscillator operating	External clock from EXCLK pin is enabled
1	X1 oscillator stopped	External clock from EXCLK pin is disabled

- Cautions 1. When setting MSTOP to 1, be sure to confirm that the CPU operates with a clock other than the high-speed system clock. Specifically, set under either of the following conditions.
  - When MCS = 0 (when CPU operates with the internal high-speed oscillation clock)
  - When CLS = 1 (when CPU operates with the subsystem clock)

In addition, stop peripheral hardware that is operating on the high-speed system clock before setting MSTOP to 1.

- 2. Do not clear MSTOP to 0 while bit 6 (OSCSEL) of the clock operation mode select register (OSCCTL) is 0 (I/O port mode).
- 3. The peripheral hardware cannot operate when the peripheral hardware clock is stopped. To resume the operation of the peripheral hardware after the peripheral hardware clock has been stopped, initialize the peripheral hardware.

## (6) Main clock mode register (MCM)

This register selects the main system clock supplied to CPU clock and clock supplied to peripheral hardware clock.

MCM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

### Figure 6-6. Format of Main Clock Mode Register (MCM)

Address: FFA1H After reset: 00H R/W<sup>Note</sup>

Symbol	7	6	5	4	3	<2>	<1>	<0>
MCM	0	0	0	0	0	XSEL	MCS	MCM0

X	SEL	MCM0	Selection of clock supplied to main s	ystem clock and peripheral hardware
			Main system clock (fxP)	Peripheral hardware clock (fprs)
	0	0	Internal high-speed oscillation clock	Internal high-speed oscillation clock
	0	1	(fвн)	(fвн)
	1	0		High-speed system clock (fxH)
	1	1	High-speed system clock (fxH)	

MCS	Main system clock status				
0	Operates with internal high-speed oscillation clock				
1	Operates with high-speed system clock				

Note Bit 1 is read-only.

Cautions 1. XSEL can be changed only once after a reset release.

- 2. A clock other than fPRs is supplied to the following peripheral functions regardless of the setting of XSEL and MCM0.
  - Watchdog timer (operates with internal low-speed oscillation clock)
  - When "f<sub>RL</sub>", "f<sub>RL</sub>/2<sup>7</sup>", or "f<sub>RL</sub>/2<sup>9</sup>" is selected as the count clock for 8-bit timer H1 (operates with internal low-speed oscillation clock)
  - Peripheral hardware selects the external clock as the clock source (Except when the external count clock of TM00 is selected (TI000 pin valid edge))

### (7) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. When X1 clock oscillation starts with the internal high-speed oscillation clock or subsystem clock used as the CPU clock, the X1 clock oscillation stabilization time can be checked.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by RESET input, POC, LVI, and WDT), the STOP instruction and MSTOP (bit 7 of MOC register) = 1 clear OSTC to 00H.

# Figure 6-7. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Symbol	7	6	5	4	3	2	1	0	
OSTC	0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16	
						-			
	MOST11	MOST13	MOST14	MOST15	MOST16	Oscillation	Oscillation stabilization time status		
							fx = 10 MHz	fx = 20 MHz	
	1	0	0	0	0	2 <sup>11</sup> /fx min.	204.8 <i>µ</i> s min.	102.4 <i>µ</i> s min.	
	1	1	0	0	0	2 <sup>13</sup> /fx min.	819.2 <i>μ</i> s min.	409.6 <i>µ</i> s min.	
	1	1	1	0	0	2 <sup>14</sup> /fx min.	1.64 ms min.	819.2 <i>µ</i> s min.	
	1	1	1	1	0	2 <sup>15</sup> /fx min.	3.27 ms min.	1.64 ms min.	

1

Address: FFA3H After reset: 00H R

1

1

1

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.

1

- 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
  - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS


2<sup>16</sup>/fx min.

6.55 ms min.

3.27 ms min.

Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



**Remark** fx: X1 clock oscillation frequency

### (8) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released. When the X1 clock is selected as the CPU clock, the operation waits for the time set using OSTS after the STOP mode is released.

When the internal high-speed oscillation clock is selected as the CPU clock, confirm with OSTC that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets OSTS to 05H.


### Figure 6-8. Format of Oscillation Stabilization Time Select Register (OSTS)


Address: FFA4H After reset: 05H R/W									
Symbol	7	6	5	4	3	2	1	0	
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	
	OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection					
						fx = 10 MHz	fx =	fx = 20 MHz	
	0	0	1	2 <sup>11</sup> /fx	20	04.8 <i>µ</i> s	102.4 <i>µ</i>	102.4 <i>µ</i> s	
	0	1	0	2 <sup>13</sup> /fx	8	19.2 <i>µ</i> s	409.6 <i>µ</i>	409.6 <i>μ</i> s	
	0	1	1	2 <sup>14</sup> /fx	1.	.64 ms	819.2 <i>μ</i>	819.2 <i>μ</i> s	
	1	0	0	2 <sup>15</sup> /fx	3.	.27 ms	1.64 ms	1.64 ms	
	1	0	1	2 <sup>16</sup> /fx	6.	6.55 ms 3.27 ms			
Other than above				Setting prohibited					

- Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before executing the STOP instruction.
  - 2. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
  - 3. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
    - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

4. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).





# 6.4 System Clock Oscillator


## 6.4.1 X1 oscillator


The X1 oscillator oscillates with a crystal resonator or ceramic resonator (1 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin. Figure 6-9 shows an example of the external circuit of the X1 oscillator.

### Figure 6-9. Example of External Circuit of X1 Oscillator

### (a) Crystal or ceramic oscillation






(b) External clock


Cautions are listed on the next page.

# 6.4.2 XT1 oscillator


The XT1 oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins. An external clock can also be input. In this case, input the clock signal to the EXCLKS pin. Figure 6-10 shows an example of the external circuit of the XT1 oscillator.

### Figure 6-10. Example of External Circuit of XT1 Oscillator





(b) External clock




Cautions are listed on the next page.

- Caution 1. When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 6-9 and 6-10 to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.

Note that the XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption.

Figure 6-11 shows examples of incorrect resonator connection.





# Figure 6-11. Examples of Incorrect Resonator Connection (1/2)

**Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.


Figure 6-11. Examples of Incorrect Resonator Connection (2/2)

- (c) Wiring near high alternating current
- (d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)





(e) Signals are fetched



- **Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.
- Caution 2. When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

#### 6.4.3 When subsystem clock is not used

If it is not necessary to use the subsystem clock for low power consumption operations, or if not using the subsystem clock as an I/O port, set the XT1 and XT2 pins to I/O mode (OSCSELS = 0) and connect them as follows.

Input (PM123/PM124 = 1): Independently connect to  $V_{DD}$  or  $V_{SS}$  via a resistor. Output (PM123/PM124 = 0): Leave open.

Remark OSCSELS: Bit 4 of clock operation mode select register (OSCCTL) PM123, PM124: Bits 3 and 4 of port mode register 12 (PM12)

#### 6.4.4 Internal high-speed oscillator

The internal high-speed oscillator is incorporated in the 78K0/KD2. Oscillation can be controlled by the internal oscillation mode register (RCM).

After a reset release, the internal high-speed oscillator automatically starts oscillation (8 MHz (TYP.)).

#### 6.4.5 Internal low-speed oscillator

The internal low-speed oscillator is incorporated in the 78K0/KD2.

The internal low-speed oscillation clock is only used as the watchdog timer and the clock of 8-bit timer H1. The internal low-speed oscillation clock cannot be used as the CPU clock.

"Can be stopped by software" or "Cannot be stopped" can be selected by the option byte. When "Can be stopped by software" is set, oscillation can be controlled by the internal oscillation mode register (RCM).

After a reset release, the internal low-speed oscillator automatically starts oscillation, and the watchdog timer is driven (240 kHz (TYP.)) if the watchdog timer operation is enabled using the option byte.

#### 6.4.6 Prescaler

The prescaler generates various clocks by dividing the main system clock when the main system clock is selected as the clock to be supplied to the CPU.

# 6.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 6-1**).

- Main system clock fxp
  - High-speed system clock fxH

X1 clock fx

- External main system clock fexclk
- Internal high-speed oscillation clock fRH
- Subsystem clock fsub
  - XT1 clock fxT
  - External subsystem clock fexclks
- Internal low-speed oscillation clock frL
- CPU clock fcpu
- Peripheral hardware clock fPRs

The CPU starts operation when the internal high-speed oscillator starts outputting after a reset release in the 78K0/KD2, thus enabling the following.


#### (1) Enhancement of security function

When the X1 clock is set as the CPU clock by the default setting, the device cannot operate if the X1 clock is damaged or badly connected and therefore does not operate after reset is released. However, the start clock of the CPU is the internal high-speed oscillation clock, so the device can be started by the internal high-speed oscillation clock after a reset release. Consequently, the system can be safely shut down by performing a minimum operation, such as acknowledging a reset source by software or performing safety processing when there is a malfunction.

#### (2) Improvement of performance

Because the CPU can be started without waiting for the X1 clock oscillation stabilization time, the total performance can be improved.

When the power supply voltage is turned on, the clock generator operation is shown in Figure 6-12.





# Figure 6-12. Clock Generator Operation When Power Supply Voltage Is Turned On (When 1.59 V POC Mode Is Set (Option Byte: POCMODE = 0))

- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 1.59 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> When the power supply voltage rises with a slope of 0.5 V/ms (MIN.), the CPU starts operation on the internal high-speed oscillation clock after the reset is released and after the stabilization times for the voltage of the power supply and regulator have elapsed, and then reset processing is performed.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see (1) in 6.6.1 Example of controlling high-speed system clock and (1) in 6.6.3 Example of controlling subsystem clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see (3) in 6.6.1 Example of controlling high-speed system clock and (3) in 6.6.3 Example of controlling subsystem clock).
- <R> Notes 1. With standard and (A) grade products, if the voltage rises with a slope of less than 0.5 V/ms (MIN.) from power application until the voltage reaches 1.8 V, input a low level to the RESET pin from power application until the voltage reaches 1.8 V, or set the 2.7 V/1.59 V POC mode by using the option byte (POCMODE = 1) (see Figure 6-13). When a low level has been input to the RESET pin until the voltage reaches 1.8 V, the CPU operates with the same timing as <2> and thereafter in Figure 6-12, after the reset has been released by the RESET pin.
- <R> 2. With (A2) grade products, if the voltage rises with a slope of less than 0.75 V/ms (MIN.) from power application until the voltage reaches 2.7 V, input a low level to the RESET pin from power application until the voltage reaches 2.7 V. When a low level has been input to the RESET pin until the voltage reaches 2.7 V, the CPU operates with the same timing as <2> and thereafter in Figure 6-12, after the reset has been released by the RESET pin.

<R>

- **Notes 3.** The internal voltage stabilization time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
  - 4. When releasing a reset (above figure) or releasing STOP mode while the CPU is operating on the internal high-speed oscillation clock, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC). If the CPU operates on the high-speed system clock (X1 oscillation), set the oscillation stabilization time when releasing STOP mode using the oscillation stabilization time select register (OSTS).
- Caution It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK and EXCLKS pins is used.
- **Remark** While the microcontroller is operating, a clock that is not used as the CPU clock can be stopped via software settings. The internal high-speed oscillation clock and high-speed system clock can be stopped by executing the STOP instruction (see (4) in 6.6.1 Example of controlling high-speed system clock, (3) in 6.6.2 Example of controlling internal high-speed oscillation clock, and (4) in 6.6.3 Example of controlling subsystem clock).





- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 2.7 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> After the reset is released and reset processing is performed, the CPU starts operation on the internal highspeed oscillation clock.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see (1) in 6.6.1 Example of controlling high-speed system clock and (1) in 6.6.3 Example of controlling subsystem clock).

- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see (3) in 6.6.1 Example of controlling high-speed system clock and (3) in 6.6.3 Example of controlling subsystem clock).
- **Note** When releasing a reset (above figure) or releasing STOP mode while the CPU is operating on the internal high-speed oscillation clock, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC). If the CPU operates on the high-speed system clock (X1 oscillation), set the oscillation stabilization time when releasing STOP mode using the oscillation stabilization time select register (OSTS).
- Cautions 1. A voltage oscillation stabilization time of 1.93 to 5.39 ms is required after the supply voltage reaches 1.59 V (TYP.). If the supply voltage rises from 1.59 V (TYP.) to 2.7 V (TYP.) within 1.93 ms, the power supply oscillation stabilization time of 0 to 5.39 ms is automatically generated before reset processing.
  - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK and EXCLKS pins is used.
- Remark While the microcontroller is operating, a clock that is not used as the CPU clock can be stopped via software settings. The internal high-speed oscillation clock and high-speed system clock can be stopped by executing the STOP instruction (see (4) in 6.6.1 Example of controlling high-speed system clock, (3) in 6.6.2 Example of controlling internal high-speed oscillation clock, and (4) in 6.6.3 Example of controlling subsystem clock).

# 6.6 Controlling Clock

#### 6.6.1 Example of controlling high-speed system clock

The following two types of high-speed system clocks are available.

- X1 clock: Crystal/ceramic resonator is connected across the X1 and X2 pins.
- External main system clock: External clock is input to the EXCLK pin.

When the high-speed system clock is not used, the X1/P121 and X2/EXCLK/P122 pins can be used as I/O port pins.

#### Caution The X1/P121 and X2/EXCLK/P122 pins are in the I/O port mode after a reset release.

The following describes examples of setting procedures for the following cases.

- (1) When oscillating X1 clock
- (2) When using external main system clock
- (3) When using high-speed system clock as CPU clock and peripheral hardware clock
- (4) When stopping high-speed system clock

#### (1) Example of setting procedure when oscillating the X1 clock

<1> Setting frequency (OSCCTL register)

Using AMPH, set the gain of the on-chip oscillator according to the frequency to be used.

AMPH <sup>Note</sup>	Operating Frequency Control					
0	$1 \text{ MHz} \le f_{XH} \le 10 \text{ MHz}$					
1	10 MHz < fхн ≤ 20 MHz					

**Note** Set AMPH before setting the peripheral functions after a reset release. The value of AMPH can be changed only once after a reset release. When AMPH is set to 1, the clock supply to the CPU is stopped for 4.06 to 16.12  $\mu$ s.

**Remark** fxH: High-speed system clock oscillation frequency

<2> Setting P121/X1 and P122/X2/EXCLK pins and selecting X1 clock or external clock (OSCCTL register) When EXCLK is cleared to 0 and OSCSEL is set to 1, the mode is switched from port mode to X1 oscillation mode.

EXCLK	OSCSEL	Operation Mode of High- Speed System Clock Pin	P121/X1 Pin	P122/X2/EXCLK Pin
0	1	X1 oscillation mode	Crystal/ceramic resonator connection	

- <3> Controlling oscillation of X1 clock (MOC register) If MSTOP is cleared to 0, the X1 oscillator starts oscillating.
- <4> Waiting for the stabilization of the oscillation of X1 clock Check the OSTC register and wait for the necessary time. During the wait time, other software processing can be executed with the internal high-speed oscillation clock.

- Cautions 1. Do not change the value of EXCLK and OSCSEL while the X1 clock is operating.
  - 2. Set the X1 clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS:  $T_A = -40$  to +125°C).

#### (2) Example of setting procedure when using the external main system clock

- <1> Setting frequency (OSCCTL register)
  - Using AMPH, set the frequency to be used.

AMPH <sup>Note</sup>	Operating Frequency Control
0	$1 \text{ MHz} \le f_{XH} \le 10 \text{ MHz}$
1	$10 \text{ MHz} < f_{XH} \le 20 \text{ MHz}$

**Note** Set AMPH before setting the peripheral functions after a reset release. The value of AMPH can be changed only once after a reset release. The clock supply to the CPU is stopped for the duration of 160 external clocks after AMPH is set to 1.

**Remark** fxH: High-speed system clock oscillation frequency

<2> Setting P121/X1 and P122/X2/EXCLK pins and selecting operation mode (OSCCTL register) When EXCLK and OSCSEL are set to 1, the mode is switched from port mode to external clock input mode.

EXCLK	OSCSEL	Operation Mode of High- Speed System Clock Pin	P121/X1 Pin	P122/X2/EXCLK Pin
1	1	External clock input mode	I/O port	External clock input

- <3> Controlling external main system clock input (MOC register) When MSTOP is cleared to 0, the input of the external main system clock is enabled.
- Cautions 1. Do not change the value of EXCLK and OSCSEL while the external main system clock is operating.
  - 2. Set the external main system clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS:  $T_A = -40$  to +125°C).
- (3) Example of setting procedure when using high-speed system clock as CPU clock and peripheral hardware clock

<1> Setting high-speed system clock oscillation<sup>Note</sup>

(See 6.6.1 (1) Example of setting procedure when oscillating the X1 clock and (2) Example of setting procedure when using the external main system clock.)

Note The setting of <1> is not necessary when high-speed system clock is already operating.

<R>

<R>

<2> Setting the high-speed system clock as the main system clock (MCM register)

When XSEL and MCM0 are set to 1, the high-speed system clock is supplied as the main system clock and peripheral hardware clock.

XSEL	MCM0	Selection of Main System Clock and Clock Supplied to Peripheral Hardware				
		Main System Clock (fxP) Peripheral Hardware Clock (fPRS)				
1	1	High-speed system clock (fxH)	High-speed system clock (fхн)			

Caution If the high-speed system clock is selected as the main system clock, a clock other than the high-speed system clock cannot be set as the peripheral hardware clock.

<3> Setting the main system clock as the CPU clock and selecting the division ratio (PCC register) When CSS is cleared to 0, the main system clock is supplied to the CPU. To select the CPU clock division ratio, use PCC0, PCC1, and PCC2.

CSS	PCC2	PCC1	PCC0	CPU Clock (fcPu) Selection	
0	0	0	0	fxp	
	0	0	1	fxp/2 (default)	
	0	1	0	fxp/2 <sup>2</sup>	
	0	1	1	fxp/2 <sup>3</sup>	
	1	0	0	fxp/2 <sup>4</sup>	
	Other than above		ve	Setting prohibited	

# (4) Example of setting procedure when stopping the high-speed system clock

The high-speed system clock can be stopped in the following two ways.

- Executing the STOP instruction and stopping the X1 oscillation (disabling clock input if the external clock is used)
- Setting MSTOP to 1 and stopping the X1 oscillation (disabling clock input if the external clock is used)

#### (a) To execute a STOP instruction

<1> Setting to stop peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 21 STANDBY FUNCTION**).

- <2> Setting the X1 clock oscillation stabilization time after standby release When the CPU is operating on the X1 clock, set the value of the OSTS register before the STOP instruction is executed.
- <3> Executing the STOP instruction

When the STOP instruction is executed, the system is placed in the STOP mode and X1 oscillation is stopped (the input of the external clock is disabled).

# (b) To stop X1 oscillation (disabling external clock input) by setting MSTOP to 1

<1> Confirming the CPU clock status (PCC and MCM registers)

Confirm with CLS and MCS that the CPU is operating on a clock other than the high-speed system clock. When CLS = 0 and MCS = 1, the high-speed system clock is supplied to the CPU, so change the CPU clock to the subsystem clock or internal high-speed oscillation clock.

CLS	MCS	CPU Clock Status		
0	0	Internal high-speed oscillation clock		
0	1	High-speed system clock		
1	×	Subsystem clock		

<2> Stopping the high-speed system clock (MOC register)

When MSTOP is set to 1, X1 oscillation is stopped (the input of the external clock is disabled).

# Caution Be sure to confirm that MCS = 0 or CLS = 1 when setting MSTOP to 1. In addition, stop peripheral hardware that is operating on the high-speed system clock.

#### 6.6.2 Example of controlling internal high-speed oscillation clock

The following describes examples of clock setting procedures for the following cases.

- (1) When restarting oscillation of the internal high-speed oscillation clock
- (2) When using internal high-speed oscillation clock as CPU clock, and internal high-speed oscillation clock or high-speed system clock as peripheral hardware clock
- (3) When stopping the internal high-speed oscillation clock
- (1) Example of setting procedure when restarting oscillation of the internal high-speed oscillation clock<sup>Note 1</sup>
  - <1> Setting restart of oscillation of the internal high-speed oscillation clock (RCM register) When RSTOP is cleared to 0, the internal high-speed oscillation clock starts operating.
  - <2> Waiting for the oscillation accuracy stabilization time of internal high-speed oscillation clock (RCM register)

Wait until RSTS is set to 1<sup>Note 2</sup>.

- **Notes 1.** After a reset release, the internal high-speed oscillator automatically starts oscillating and the internal high-speed oscillation clock is selected as the CPU clock.
  - 2. This wait time is not necessary if high accuracy is not necessary for the CPU clock and peripheral hardware clock.
- (2) Example of setting procedure when using internal high-speed oscillation clock as CPU clock, and internal high-speed oscillation clock or high-speed system clock as peripheral hardware clock
  - <1> Restarting oscillation of the internal high-speed oscillation clock<sup>Note</sup> (See 6.6.2 (1) Example of setting procedure when restarting internal high-speed oscillation clock).
    - Oscillating the high-speed system clock<sup>Note</sup> (This setting is required when using the high-speed system clock as the peripheral hardware clock. See 6.6.1 (1) Example of setting procedure when oscillating the X1 clock and (2) Example of setting procedure when using the external main system clock.)

- **Note** The setting of <1> is not necessary when the internal high-speed oscillation clock or high-speed system clock is already operating.
- <2> Selecting the clock supplied as the main system clock and peripheral hardware clock (MCM register) Set the main system clock and peripheral hardware clock using XSEL and MCM0.

XSEL	MCM0	Selection of Main System Clock and Clock Supplied to Peripheral Hardware			
		Main System Clock (fxP)	Peripheral Hardware Clock (fprs)		
0	0	Internal high-speed oscillation clock	Internal high-speed oscillation clock		
0	1	(fвн)	(fвн)		
1	0		High-speed system clock (fxH)		

<3> Selecting the CPU clock division ratio (PCC register)

When CSS is cleared to 0, the main system clock is supplied to the CPU. To select the CPU clock division ratio, use PCC0, PCC1, and PCC2.

CSS	PCC2	PCC1	PCC0	CPU Clock (fcPu) Selection	
0	0	0	0	fxp	
	0	0	1	fxp/2 (default)	
	0	1	0	fxp/2 <sup>2</sup>	
	0	1	1	fxp/2 <sup>3</sup>	
	1	0	0	fxp/2 <sup>4</sup>	
	Other than above		ve	Setting prohibited	

#### (3) Example of setting procedure when stopping the internal high-speed oscillation clock

The internal high-speed oscillation clock can be stopped in the following two ways.

- Executing the STOP instruction to set the STOP mode
- Setting RSTOP to 1 and stopping the internal high-speed oscillation clock

#### (a) To execute a STOP instruction

<1> Setting of peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 21 STANDBY FUNCTION**).

- <2> Setting the X1 clock oscillation stabilization time after standby release When the CPU is operating on the X1 clock, set the value of the OSTS register before the STOP instruction is executed.
- <3> Executing the STOP instruction

When the STOP instruction is executed, the system is placed in the STOP mode and internal highspeed oscillation clock is stopped.

# (b) To stop internal high-speed oscillation clock by setting RSTOP to 1

<1> Confirming the CPU clock status (PCC and MCM registers)

Confirm with CLS and MCS that the CPU is operating on a clock other than the internal high-speed oscillation clock.

When CLS = 0 and MCS = 0, the internal high-speed oscillation clock is supplied to the CPU, so change the CPU clock to the high-speed system clock or subsystem clock.

CLS	MCS	CPU Clock Status		
0	0	Internal high-speed oscillation clock		
0	1	High-speed system clock		
1	×	Subsystem clock		

<2> Stopping the internal high-speed oscillation clock (RCM register) When RSTOP is set to 1, internal high-speed oscillation clock is stopped.

Caution Be sure to confirm that MCS = 1 or CLS = 1 when setting RSTOP to 1. In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock.

# 6.6.3 Example of controlling subsystem clock

The following two types of subsystem clocks are available.

- XT1 clock: Crystal/ceramic resonator is connected across the XT1 and XT2 pins.
- External subsystem clock: External clock is input to the EXCLKS pin.

When the subsystem clock is not used, the XT1/P123 and XT2/EXCLKS/P124 pins can be used as I/O port pins.

# Caution The XT1/P123 and XT2/EXCLKS/P124 pins are in the I/O port mode after a reset release.

The following describes examples of setting procedures for the following cases.

- (1) When oscillating XT1 clock
- (2) When using external subsystem clock
- (3) When using subsystem clock as CPU clock
- (4) When stopping subsystem clock

# (1) Example of setting procedure when oscillating the XT1 clock

<1> Setting XT1 and XT2 pins and selecting operation mode (PCC and OSCCTL registers) When XTSTART, EXCLKS, and OSCSELS are set as any of the following, the mode is switched from

when XISTARI, EXCLKS, and OSCSELS are set as any of the following, the mode is switched from port mode to XT1 oscillation mode.

XTSTART	EXCLKS	OSCSELS	Operation Mode of	P123/XT1 Pin	P124/XT2/
			Subsystem Clock Pin		EXCLKS Pin
0	0	1	XT1 oscillation mode	Crystal/ceramic resonator connection	
1	×	×			

**Remark** ×: don't care

<2> Waiting for the stabilization of the subsystem clock oscillation

Wait for the oscillation stabilization time of the subsystem clock by software, using a timer function.

# Caution Do not change the value of XTSTART, EXCLKS, and OSCSELS while the subsystem clock is operating.

# (2) Example of setting procedure when using the external subsystem clock

<1> Setting XT1 and XT2 pins, selecting XT1 clock/external clock and controlling oscillation (PCC and OSCCTL registers)

When XTSTART is cleared to 0 and EXCLKS and OSCSELS are set to 1, the mode is switched from port mode to external clock input mode. In this case, input the external clock to the EXCLKS/XT2/P124 pins.

XTSTART	EXCLKS	OSCSELS	Operation Mode of Subsystem Clock Pin	P123/XT1 Pin	P124/XT2/ EXCLKS Pin
0	1	1	External clock input mode	I/O port	External clock input

Caution Do not change the value of XTSTART, EXCLKS, and OSCSELS while the subsystem clock is operating.

- (3) Example of setting procedure when using the subsystem clock as the CPU clock
  - <1> Setting subsystem clock oscillation<sup>Note</sup>

(See 6.6.3 (1) Example of setting procedure when oscillating the XT1 clock and (2) Example of setting procedure when using the external subsystem clock.)

Note The setting of <1> is not necessary when while the subsystem clock is operating.

#### <2> Switching the CPU clock (PCC register)

When CSS is set to 1, the subsystem clock is supplied to the CPU.

CSS	PCC2	PCC1	PCC0	CPU Clock (fcPu) Selection
1	0	0	0	fsue/2
	0	0	1	
	0	1	0	
	0	1	1	
	1	0	0	
	Other than above			Setting prohibited

#### (4) Example of setting procedure when stopping the subsystem clock

<1> Confirming the CPU clock status (PCC and MCM registers)

Confirm with CLS and MCS that the CPU is operating on a clock other than the subsystem clock.

When CLS = 1, the subsystem clock is supplied to the CPU, so change the CPU clock to the internal high-speed oscillation clock or high-speed system clock.

CLS	MCS	CPU Clock Status			
0	0	nternal high-speed oscillation clock			
0	1	igh-speed system clock			
1	×	Subsystem clock			

<2> Stopping the subsystem clock (OSCCTL register)

When OSCSELS is cleared to 0, XT1 oscillation is stopped (the input of the external clock is disabled).

# Caution1. Be sure to confirm that CLS = 0 when clearing OSCSELS to 0. In addition, stop the watch timer if it is operating on the subsystem clock.

2. The subsystem clock oscillation cannot be stopped using the STOP instruction.

#### 6.6.4 Example of controlling internal low-speed oscillation clock

The internal low-speed oscillation clock cannot be used as the CPU clock.

Only the following peripheral hardware can operate with this clock.

- Watchdog timer
- $\bullet$  8-bit timer H1 (if  $f_{\mathsf{RL}}$  is selected as the count clock)

In addition, the following operation modes can be selected by the option byte.

- Internal low-speed oscillator cannot be stopped
- Internal low-speed oscillator can be stopped by software

The internal low-speed oscillator automatically starts oscillation after a reset release, and the watchdog timer is driven (240 kHz (TYP.)) if the watchdog timer operation has been enabled by the option byte.

- (1) Example of setting procedure when stopping the internal low-speed oscillation clock
  - <1> Setting LSRSTOP to 1 (RCM register) When LSRSTOP is set to 1, the internal low-speed oscillation clock is stopped.
- (2) Example of setting procedure when restarting oscillation of the internal low-speed oscillation clock

# Caution If "Internal low-speed oscillator cannot be stopped" is selected by the option byte, oscillation of the internal low-speed oscillation clock cannot be controlled.

# 6.6.5 Clocks supplied to CPU and peripheral hardware

The following table shows the relation among the clocks supplied to the CPU and peripheral hardware, and setting of registers.

Supplied Clock			CSS	MCM0	EXCLK
Clock Supplied to CPU Clock Supplied to Peripheral Hardware					
Internal high-speed oscillation clock		0	0	×	×
Internal high-speed oscillation clock X1 clock External main system clock		1	0	0	0
		1	0	0	1
X1 clock			0	1	0
External main system clock		1	0	1	1
Subsystem clock	Internal high-speed oscillation clock	0	1	×	×
	X1 clock	1	1	0	0
		1	1	1	0
External main system clock		1	1	0	1
		1	1	1	1

Table 6.4. Cleake Supplied to CBU and Par	inheral Hardware, and Degister Setting
Table 6-4. Clocks Supplied to CPU and Per	ipheral naruware, and negister setting


**Remarks 1.** XSEL: Bit 2 of the main clock mode register (MCM)

- 2. CSS: Bit 4 of the processor clock control register (PCC)
- 3. MCM0: Bit 0 of MCM
- 4. EXCLK: Bit 7 of the clock operation mode select register (OSCCTL)
- 5. ×: don't care

<sup>&</sup>lt;1> Clearing LSRSTOP to 0 (RCM register) When LSRSTOP is cleared to 0, the internal low-speed oscillation clock is restarted.

#### 6.6.6 CPU clock status transition diagram

Figure 6-14 shows the CPU clock status transition diagram of this product.



# Figure 6-14. CPU Clock Status Transition Diagram (When 1.59 V POC Mode Is Set (Option Byte: POCMODE = 0))

Note 1.8 V (Standard and (A) grade products), 2.7 V ((A2) grade products)

<R>

**Remark** In the 2.7 V/1.59 V POC mode (option byte: POCMODE = 1), the CPU clock status changes to (A) in the above figure when the supply voltage exceeds 2.7 V (TYP.), and to (B) after reset processing (11 to  $45 \ \mu$ s).

Table 6-5 shows transition of the CPU clock and examples of setting the SFR registers.

# Table 6-5. CPU Clock Transition and SFR Register Setting Examples (1/4)

### (1) CPU operating with internal high-speed oscillation clock (B) after reset release (A)

Status Transition	SFR Register Setting					
$(A) \rightarrow (B)$	SFR registers do not have to be set (default status after reset release).					

### (2) CPU operating with high-speed system clock (C) after reset release (A)

(The CPU operates with the internal high-speed oscillation clock immediately after a reset release (B).)

(Setting sequence of SFR registers)							
Setting Flag of SFR Register Status Transition	AMPH	EXCLK	OSCSEL	MSTOP	OSTC Register	XSEL	MCM0
$(A) \rightarrow (B) \rightarrow (C) (X1 \text{ clock: } 1 \text{ MHz} \le f_{XH} \le 10 \text{ MHz})$	0	0	1	0	Must be checked	1	1
(A) $\rightarrow$ (B) $\rightarrow$ (C) (external main clock: 1 MHz $\leq$ f_{XH} $\leq$ 10 MHz)	0	1	1	0	Must not be checked	1	1
$\begin{array}{l} (A) \rightarrow (B) \rightarrow (C) \; (X1 \; clock: 10 \; MHz < f_{XH} \leq \\ 20 \; MHz) \end{array}$	1	0	1	0	Must be checked	1	1
(A) $\rightarrow$ (B) $\rightarrow$ (C) (external main clock: 10 MHz < fxH $\leq$ 20 MHz)	1	1	1	0	Must not be checked	1	1

(Setting sequence of SFR registers)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see <R> CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS:  $T_A = -40$  to  $+125^{\circ}$ C).

# (3) CPU operating with subsystem clock (D) after reset release (A)

(The CPU operates with the internal high-speed oscillation clock immediately after a reset release (B).)

(Setting sequence of SFR registers)					<b>&gt;</b>
Setting Flag of SFR Register Status Transition	XTSTART	EXCLKS	OSCSELS	Waiting for Oscillation Stabilization	CSS
$(A) \to (B) \to (D) \; (XT1 \; clock)$	0	0	1	Necessary	1
	1	×	×		
$(A) \rightarrow (B) \rightarrow (D)$ (external subsystem clock)	0	1	1	Unnecessary	1

Remarks 1. (A) to (I) in Table	emarks 1. (A) to (I) in Table 6-5 correspond to (A) to (I) in Figure 6-14.							
2. EXCLK, OSCSEI	., EXCLKS, OSCSELS, AMPH:							
	Bits 7 to 4 and 0 of the clock operation mode select register (OSCCTL)							
MSTOP:	Bit 7 of the main OSC control register (MOC)							
XSEL, MCM0:	Bits 2 and 0 of the main clock mode register (MCM)							
XTSTART, CSS:	Bits 6 and 4 of the processor clock control register (PCC)							
×:	Don't care							

# Table 6-5. CPU Clock Transition and SFR Register Setting Examples (2/4)

# (4) CPU clock changing from internal high-speed oscillation clock (B) to high-speed system clock (C)

(O - 11<sup>1</sup> - -

(Setting sequence of SFR registers)							
Setting Flag of SFR Register	AMPH <sup>Note</sup>	EXCLK	OSCSEL	MSTOP	OSTC	XSEL <sup>Note</sup>	MCM0
Status Transition					Register		
(B) $\rightarrow$ (C) (X1 clock: 1 MHz $\leq$ fxH $\leq$ 10 MHz)	0	0	1	0	Must be checked	1	1
(B) $\rightarrow$ (C) (external main clock: 1 MHz $\leq$ fxH $\leq$ 10 MHz)	0	1	1	0	Must not be checked	1	1
(B) $\rightarrow$ (C) (X1 clock: 10 MHz < fx <sub>H</sub> $\leq$ 20 MHz)	1	0	1	0	Must be checked	1	1
(B) $\rightarrow$ (C) (external main clock: 10 MHz < f <sub>XH</sub> $\leq$ 20 MHz)	1	1	1	0	Must not be checked	1	1

Unnecessary if these registers are already set

Unnecessary if the CPU is operating with the high-speed system clock

**Note** The value of this flag can be changed only once after a reset release. This setting is not necessary if it has already been set.

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: T<sub>A</sub> = - 40 to +125°C).

(5) CPU clock changing from internal high-speed oscillation clock (B) to subsystem clock (D)

(Setting sequence of SFR registers)					
Setting Flag of SFR Register	XTSTART	EXCLKS	OSCSELS	Waiting for Oscillation Stabilization	CSS
$(B) \rightarrow (D) (XT1 clock)$	0	0	1	Necessary	1
	1	×	×		
(B) $\rightarrow$ (D) (external subsystem clock)	0	1	1	Unnecessary	1

Unnecessary if the CPU is operating with the subsystem clock

Remarks 1. (A) to (I) in Table 6-5 correspond to (A) to (I) in Figure 6-14.

 EXCLK, OSCSEL, EXCLKS, OSCSELS, AMPH: Bits 7 to 4 and 0 of the clock operation mode select register (OSCCTL)
 MSTOP: Bit 7 of the main OSC control register (MOC)
 XSEL, MCM0: Bits 2 and 0 of the main clock mode register (MCM)
 XTSTART, CSS: Bits 6 and 4 of the processor clock control register (PCC)
 x: Don't care

# Table 6-5. CPU Clock Transition and SFR Register Setting Examples (3/4)

# (6) CPU clock changing from high-speed system clock (C) to internal high-speed oscillation clock (B)

(Setting sequence of SFR registers)			<b>&gt;</b>
Setting Flag of SFR Register	RSTOP	RSTS	MCM0
Status Transition			
$(C) \to (B)$	0	Confirm this flag is 1.	0

Unnecessary if the CPU is operating with the internal high-speed oscillation clock

- - -

# (7) CPU clock changing from high-speed system clock (C) to subsystem clock (D)

(Setting sequence of SFR registers)					
Setting Flag of SFR Register Status Transition	XTSTART	EXCLKS	OSCSELS	Waiting for Oscillation Stabilization	CSS
$(C) \rightarrow (D) (XT1 clock)$	0	0	1	Necessary	1
	1	×	×		
(C) $\rightarrow$ (D) (external subsystem clock)	0	1	1	Unnecessary	1

Unnecessary if the CPU is operating with the subsystem clock

# (8) CPU clock changing from subsystem clock (D) to internal high-speed oscillation clock (B)

(Sett	ing sequence of SFR registers)				<b>&gt;</b>
	Setting Flag of SFR Register	RSTOP	RSTS	MCM0	CSS
Status Transition					
$(D) \to (B)$		0	Confirm this flag is 1.	0	0
				$\uparrow$	
		Unnecessary if the with the intern	e CPU is operating al high-speed	Unnecessary if XSEL is 0	

oscillation clock

**Remarks 1.** (A) to (I) in Table 6-5 correspond to (A) to (I) in Figure 6-14.

2.	MCM0:	Bit 0 of the main clock mode register (MCM)
	EXCLKS, OSCSELS:	Bits 5 and 4 of the clock operation mode select register (OSCCTL)
	RSTS, RSTOP:	Bits 7 and 0 of the internal oscillation mode register (RCM)
	XTSTART, CSS:	Bits 6 and 4 of the processor clock control register (PCC)
	×:	Don't care

# Table 6-5. CPU Clock Transition and SFR Register Setting Examples (4/4)

# (9) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

(Setting sequence of SFR registers)								<b>&gt;</b>
Setting Flag of SFR Register	AMPH <sup>Note</sup>	EXCLK	OSCSEL	MSTOP	OSTC Register	XSEL <sup>Note</sup>	MCM0	CSS
$(D) \rightarrow (C) (X1 \text{ clock: } 1 \text{ MHz} \le f_{XH} \le 10 \text{ MHz})$	0	0	1	0	Must be checked	1	1	0
(D) $\rightarrow$ (C) (external main clock: 1 MHz $\leq$ f <sub>XH</sub> $\leq$ 10 MHz	0	1	1	0	Must not be checked	1	1	0
(D) → (C) (X1 clock: 10 MHz < fxн ≤ 20 MHz)	1	0	1	0	Must be checked	1	1	0
(D) $\rightarrow$ (C) (external main clock: 10 MHz < f <sub>XH</sub> $\leq$ 20 MHz)	1	1	1	0	Must not be checked	1	1	0
	$\subseteq$			$\subseteq$	$\sim$	$\overline{}$	$ \longrightarrow $	

Unnecessary if these registers Unnecessary if the are already set with the high-speed Unnecessary if this register is already set

Note The value of this flag can be changed only once after a reset release. This setting is not necessary if it has already been set.

CPU is operating

system clock

- Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS:  $T_A = -40$  to +125°C).
- (10) HALT mode (E) set while CPU is operating with internal high-speed oscillation clock (B)
  - HALT mode (F) set while CPU is operating with high-speed system clock (C)
  - HALT mode (G) set while CPU is operating with subsystem clock (D)

<R>

Status Transition	Setting
$\begin{array}{l} (B) \to (E) \\ (C) \to (F) \end{array}$	Executing HALT instruction
$(C) \to (F)$	
$(D) \to (G)$	

# (11) • STOP mode (H) set while CPU is operating with internal high-speed oscillation clock (B)

• STOP mode (I) set while CPU is operating with high-speed system clock (C)

(Setting sequence)							
Status Transition	Setting						
$\begin{array}{l} (B) \to (H) \\ (C) \to (I) \end{array}$	Stopping peripheral functions that cannot operate in STOP mode	Executing STOP instruction					

Remarks 1. (A) to (I) in Table 6-5 correspond to (A) to (I) in Figure 6-14.

2. EXCLK, OSCSEL, AMPH: Bits 7, 6 and 0 of the clock operation mode select register (OSCCTL) MSTOP: Bit 7 of the main OSC control register (MOC) XSEL, MCM0: Bits 2 and 0 of the main clock mode register (MCM) CSS: Bit 4 of the processor clock control register (PCC)

# 6.6.7 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

CPU	Clock	Condition Before Change	Processing After Change				
Before Change	After Change						
Internal high- speed oscillation clock	X1 clock	Stabilization of X1 oscillation • MSTOP = 0, OSCSEL = 1, EXCLK = 0 • After elapse of oscillation stabilization time	<ul> <li>Internal high-speed oscillator can be stopped (RSTOP = 1).</li> <li>Clock supply to CPU is stopped for 4.06 to 16.12 μs after AMPH has been set to 1.</li> </ul>				
	External main system clock	Enabling input of external clock from EXCLK pin • MSTOP = 0, OSCSEL = 1, EXCLK = 1	<ul> <li>Internal high-speed oscillator can be stopped (RSTOP = 1).</li> <li>Clock supply to CPU is stopped for the duration of 160 external clocks from the EXCLK pin after AMPH has been set to 1.</li> </ul>				
X1 clock	Internal high-	Oscillation of internal high-speed oscillator	X1 oscillation can be stopped (MSTOP = 1).				
External main system clock	speed oscillation clock	• RSTOP = 0	External main system clock input can be disabled (MSTOP = 1).				
Internal high- speed oscillation clock	XT1 clock	Stabilization of XT1 oscillation • XTSTART = 0, EXCLKS = 0, OSCSELS = 1, or XTSTART = 1	Operating current can be reduced by stopping internal high-speed oscillator (RSTOP = 1).				
X1 clock		After elapse of oscillation stabilization time	X1 oscillation can be stopped (MSTOP = 1).				
External main system clock			External main system clock input can be disabled (MSTOP = 1).				
Internal high- speed oscillation clock	External subsystem clock	Enabling input of external clock from EXCLKS pin • XTSTART = 0, EXCLKS = 1,	Operating current can be reduced by stopping internal high-speed oscillator (RSTOP = 1).				
X1 clock		OSCSELS = 1	X1 oscillation can be stopped (MSTOP = 1).				
External main system clock			External main system clock input can be disabled (MSTOP = 1).				
XT1 clock, external subsystem clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator and selection of internal high-speed oscillation clock as main system clock • RSTOP = 0, MCS = 0	XT1 oscillation can be stopped or external subsystem clock input can be disabled (OSCSELS = 0).				
	X1 clock	Stabilization of X1 oscillation and selection of high-speed system clock as main system clock • MSTOP = 0, OSCSEL = 1, EXCLK = 0 • After elapse of oscillation stabilization time • MCS = 1	<ul> <li>XT1 oscillation can be stopped or external subsystem clock input can be disabled (OSCSELS = 0).</li> <li>Clock supply to CPU is stopped for 4.06 to 16.12 μs after AMPH has been set to 1.</li> </ul>				
	External main system clock	Enabling input of external clock from EXCLK pin and selection of high-speed system clock as main system clock • MSTOP = 0, OSCSEL = 1, EXCLK = 1 • MCS = 1	<ul> <li>XT1 oscillation can be stopped or external subsystem clock input can be disabled (OSCSELS = 0).</li> <li>Clock supply to CPU is stopped for the duration of 160 external clocks from the EXCLK pin after AMPH has been set to 1</li> </ul>				

# Table 6-6. Changing CPU Clock

#### 6.6.8 Time required for switchover of CPU clock and main system clock

By setting bits 0 to 2 (PCC0 to PCC2) and bit 4 (CSS) of the processor clock control register (PCC), the CPU clock can be switched (between the main system clock and the subsystem clock) and the division ratio of the main system clock can be changed.

The actual switchover operation is not performed immediately after rewriting to PCC; operation continues on the pre-switchover clock for several clocks (see **Table 6-7**).

Whether the CPU is operating on the main system clock or the subsystem clock can be ascertained using bit 5 (CLS) of the PCC register.

	Valu Switc				Set Value After Switchover																						
CSS	PCC2	PCC1	PCC0	CSS PCC2 PCC1 PCC0 CSS PCC2 PCC1 PCC				PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0			
				0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	0	0	1	×	×	×
0	0	0	0	16 clocks			16 clocks			16 clocks			16 clocks			2fxp/fsuв clocks											
	0	0	1	8 clocks			8 clocks 8 clocks				8 clocks			fxp/fsuв clocks													
	0	1	0		4 clo	ocks			4 clo	ocks					4 clocks			4 clocks			fxp/2fsuв clocks						
	0	1	1		2 clo	ocks			2 clo	ocks		2 clocks						2 clocks				fxp/4fsub clocks					
	1	0	0		1 cl	ock		1 clock			1 cl	ock			1 cl	ock			/	/	/	fxp/8fsuв clocks		cks			
1	×	×	×		2 clo	ocks		2 clocks			2 clo	clocks 2 clocks				2 clocks											

Table 6-7. Time Required for Switchover of CPU Clock and Main System Clock Cycle Division Factor

Caution Selection of the main system clock cycle division factor (PCC0 to PCC2) and switchover from the main system clock to the subsystem clock (changing CSS from 0 to 1) should not be set simultaneously.

Simultaneous setting is possible, however, for selection of the main system clock cycle division factor (PCC0 to PCC2) and switchover from the subsystem clock to the main system clock (changing CSS from 1 to 0).

Remarks 1. The number of clocks listed in Table 6-7 is the number of CPU clocks before switchover.

 When switching the CPU clock from the main system clock to the subsystem clock, calculate the number of clocks by rounding up to the next clock and discarding the decimal portion, as shown below.

**Example** When switching CPU clock from fxp/2 to fsub/2 (@ oscillation with fxp = 10 MHz, fsub = 32.768 kHz)

 $f_{XP}/f_{SUB} = 10000/32.768 \cong 305.1 \rightarrow 306 \text{ clocks}$ 

By setting bit 0 (MCM0) of the main clock mode register (MCM), the main system clock can be switched (between the internal high-speed oscillation clock and the high-speed system clock).

The actual switchover operation is not performed immediately after rewriting to MCM0; operation continues on the pre-switchover clock for several clocks (see **Table 6-8**).

Whether the CPU is operating on the internal high-speed oscillation clock or the high-speed system clock can be ascertained using bit 1 (MCS) of MCM.

Set Value Before Switchover	Set Value Aft	ter Switchover					
MCM0	MC	СМО					
	0	1					
0		1 + 2fвн/fхн clock					
1	1 + 2fхн/fкн clock						

Table 6-8. Maximum Time Required for Main System Clock Switchover

Caution When switching the internal high-speed oscillation clock to the high-speed system clock, bit 2 (XSEL) of MCM must be set to 1 in advance. The value of XSEL can be changed only once after a reset release.

2. Calculate the number of clocks in Table 6-8 by removing the decimal portion.

**Example** When switching the main system clock from the internal high-speed oscillation clock to the high-speed system clock (@ oscillation with  $f_{RH} = 8$  MHz,  $f_{XH} = 10$  MHz)

1 + 2f\_{\text{RH/}f\_{\text{XH}}} = 1 + 2  $\times$  8/10 = 1 + 2  $\times$  0.8 = 1 + 1.6 = 2.6  $\rightarrow$  2 clocks

#### 6.6.9 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

Clock	Conditions Before Clock Oscillation Is Stopped (External Clock Input Disabled)	Flag Settings of SFR Register
Internal high-speed oscillation clock	MCS = 1 or CLS = 1 (The CPU is operating on a clock other than the internal high-speed oscillation clock)	RSTOP = 1
X1 clock External main system clock	MCS = 0 or CLS = 1 (The CPU is operating on a clock other than the high-speed system clock)	MSTOP = 1
XT1 clock External subsystem clock	CLS = 0 (The CPU is operating on a clock other than the subsystem clock)	OSCSELS = 0

#### Table 6-9. Conditions Before the Clock Oscillation Is Stopped and Flag Settings

**Remarks 1.** The number of clocks listed in Table 6-8 is the number of main system clocks before switchover.

# 6.6.10 Peripheral hardware and source clocks

The following lists peripheral hardware and source clocks incorporated in the 78K0/KD2.

Sour Peripheral Hardwa	rce Clock re	Peripheral Hardware Clock (f <sub>PRS</sub> )	Subsystem Clock (fsuв)	Internal Low- Speed Oscillation Clock (f <sub>RL</sub> )	TM50 Output	External Clock from Peripheral Hardware Pins	
16-bit timer/ event counter 00		Y	Ν	Ν	Ν	Y (TI000 pin) <sup>Note</sup>	
8-bit timer/	50	Y	N	N	Ν	Y (TI50 pin) <sup>Note</sup>	
event counter	51	Y	N	Ν	Ν	Y (TI51 pin) <sup>№te</sup>	
8-Bit timer	H0	Y	N	Ν	Y	Ν	
	H1	Y N Y		Ν	Ν		
Watch timer	Watch timer		Y	Ν	Ν	Ν	
Watchdog timer		N	N	Y	Ν	Ν	
Clock output		Y	Y	Ν	Ν	Ν	
A/D converter		Y	N	Ν	Ν	Ν	
Serial interface	UART0	Y	N	Ν	Y	Ν	
	UART6	Y	N	Ν	Y	Ν	
	CSI10	Y	N	Ν	Ν	Y (SCK10 pin) <sup>Note</sup>	
	IIC0	Y	Ν	Ν	Ν	Y (EXSCL0, SCL0 pin) <sup>№te</sup>	

Table 6-10. Peripheral Hardware and Source Clocks

**Note** When the CPU is operating on the subsystem clock and the internal high-speed oscillation clock has been stopped, do not start operation of these functions on the external clock input from peripheral hardware pins.

Remark Y: Can be selected, N: Cannot be selected

# CHAPTER 7 16-BIT TIMER/EVENT COUNTER 00

# 7.1 Functions of 16-Bit Timer/Event Counter 00

16-bit timer/event counter 00 has the following functions.

#### (1) Interval timer

16-bit timer/event counter 00 generates an interrupt request at the preset time interval.

# (2) Square-wave output

16-bit timer/event counter 00 can output a square wave with any selected frequency.

#### (3) External event counter

16-bit timer/event counter 00 can measure the number of pulses of an externally input signal.

#### (4) One-shot pulse output

16-bit timer event counter 00 can output a one-shot pulse whose output pulse width can be set freely.

# (5) PPG output

16-bit timer/event counter 00 can output a rectangular wave whose frequency and output pulse width can be set freely.

### (6) Pulse width measurement

16-bit timer/event counter 00 can measure the pulse width of an externally input signal.

# 7.2 Configuration of 16-Bit Timer/Event Counter 00


16-bit timer/event counter 00 includes the following hardware.

Item	Configuration								
Time/counter	16-bit timer counter 00 (TM00)								
Register	16-bit timer capture/compare registers 000, 010 (CR000, CR010)								
Timer input	TI000, TI010 pins								
Timer output	TO00 pin, output controller								
Control registers	16-bit timer mode control register 00 (TMC00) 16-bit timer capture/compare control register 00 (CRC00) 16-bit timer output control register 00 (TOC00) Prescaler mode register 00 (PRM00) Port mode register 0 (PM0) Port register 0 (P0)								

#### Table 7-1. Configuration of 16-Bit Timer/Event Counter 00

Figures 7-1 shows the block diagrams.

#### Figure 7-1. Block Diagram of 16-Bit Timer/Event Counter 00



Cautions 1. The valid edge of TI010 and timer output (TO00) cannot be used for the P01 pin at the same time. Select either of the functions.

<R>

- Cautions 2. If clearing of bits 3 and 2 (TMC003 and TMC002) of 16-bit timer mode control register 00 (TMC00) to 00 and input of the capture trigger conflict, then the captured data is undefined.
  - To change the mode from the capture mode to the comparison mode, first clear the TMC003 and TMC002 bits to 00, and then change the setting.
     A value that has been once captured remains stored in CR000 unless the device is reset. If the mode has been changed to the comparison mode, be sure to set a comparison value.


# (1) 16-bit timer counter 00 (TM00)

TM00 is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

If the count value is read during operation, then input of the count clock is temporarily stopped, and the count value at that point is read.

#### Figure 7-2. Format of 16-Bit Timer Counter 00 (TM00)



The count value of TM00 can be read by reading TM00 when the value of bits 3 and 2 (TMC003 and TMC002) of 16-bit timer mode control register 00 (TMC00) is other than 00. The value of TM00 is 0000H if it is read when TMC003 and TMC002 = 00.

The count value is reset to 0000H in the following cases.

- At reset signal generation
- If TMC003 and TMC002 are cleared to 00
- If the valid edge of the TI000 pin is input in the mode in which the clear & start occurs when inputting the valid edge to the TI000 pin
- If TM00 and CR000 match in the mode in which the clear & start occurs when TM00 and CR000 match
- OSPT00 is set to 1 in one-shot pulse output mode or the valid edge is input to the TI000 pin

#### Caution Even if TM00 is read, the value is not captured by CR010.

(2) 16-bit timer capture/compare register 000 (CR000), 16-bit timer capture/compare register 010 (CR010)

CR000 and CR010 are 16-bit registers that are used with a capture function or comparison function selected by using CRC00.

Change the value of CR000 while the timer is stopped (TMC003 and TMC002 = 00).

The value of CR010 can be changed during operation if the value has been set in a specific way. For details, see

# 7.5.1 Rewriting CR010 during TM00 operation.

These registers can be read or written in 16-bit units.

Reset signal generation sets these registers to 0000H.

#### Figure 7-3. Format of 16-Bit Timer Capture/Compare Register 000 (CR000)

Address: FF12H, FF13H After reset: 0000H							)H	R/W								
FF13H									FF12H							
X													$\square$			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR000																

#### (i) When CR000 is used as a compare register

The value set in CR000 is constantly compared with the TM00 count value, and an interrupt request signal (INTTM000) is generated if they match. The value is held until CR000 is rewritten.

# Caution CR000 does not perform the capture operation when it is set in the comparison mode, even if a capture trigger is input to it.

## (ii) When CR000 is used as a capture register

The count value of TM00 is captured to CR000 when a capture trigger is input. As the capture trigger, an edge of a phase reverse to that of the TI000 pin or the valid edge of the TI010 pin can be selected by using CRC00 or PRM00.

#### Figure 7-4. Format of 16-Bit Timer Capture/Compare Register 010 (CR010)

Address:	FF14	H, FF1	5H	After	reset:	0000	Н	R/W								
				FF	15H							FF1	I4H			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR010																

#### (i) When CR010 is used as a compare register

The value set in CR010 is constantly compared with the TM00 count value, and an interrupt request signal (INTTM010) is generated if they match.

# Caution CR010 does not perform the capture operation when it is set in the comparison mode, even if a capture trigger is input to it.

#### (ii) When CR010 is used as a capture register

The count value of TM00 is captured to CR010 when a capture trigger is input.


It is possible to select the valid edge of the TI000 pin as the capture trigger. The TI000 pin valid edge is set by PRM00.

#### (iii) Setting range when CR000 or CR010 is used as a compare register

When CR000 or CR010 is used as a compare register, set it as shown below.

Operation	CR000 Register Setting Range	CR010 Register Setting Range
Operation as interval timer	$0000H < N \le FFFFH$	$0000 H^{\text{Note}} \leq M \leq \text{FFFH}$
Operation as square-wave output		Normally, this setting is not used. Mask the
Operation as external event counter		match interrupt signal (INTTM010).
Operation in the clear & start mode entered by TI000 pin valid edge input	$0000H^{\text{Note}} \leq N \leq \text{FFFFH}$	$0000H^{\text{Note}} \leq M \leq \text{FFFFH}$
Operation as free-running timer		
Operation as PPG output	$M < N \le FFFFH$	$0000 H^{\text{Note}} \leq M < N$
Operation as one-shot pulse output	$0000H^{\text{Note}} \leq N \leq \text{FFFH} \ (N \neq M)$	$0000H^{\text{Note}} \leq M \leq \text{FFFH} \ (M \neq N)$

- **Note** When 0000H is set, a match interrupt immediately after the timer operation does not occur and timer output is not changed, and the first match timing is as follows. A match interrupt occurs at the timing when the timer counter (TM00 register) is changed from 0000H to 0001H.
  - When the timer counter is cleared due to overflow
  - When the timer counter is cleared due to TI000 pin valid edge (when clear & start mode is entered by TI000 pin valid edge input)
  - When the timer counter is cleared due to compare match (when clear & start mode is entered by match between TM00 and CR000 (CR000 = other than 0000H, CR010 = 0000H))



Remarks 1. N: CR000 register set value, M: CR010 register set value

2. For details of TMC003 and TMC002, see 7.3 (1) 16-bit timer mode control register 00 (TMC00).




Table 7-2.	Capture Operation of CR000 and CR010
------------	--------------------------------------

Note The capture operation of CR010 is not affected by the setting of the CRC001 bit.

- Caution To capture the count value of the TM00 register to the CR000 register by using the phase reverse to that input to the Tl000 pin, the interrupt request signal (INTTM000) is not generated after the value has been captured. If the valid edge is detected on the Tl010 pin during this operation, the capture operation is not performed but the INTTM000 signal is generated as an external interrupt signal. To not use the external interrupt, mask the INTTM000 signal.
- RemarkCRC001: See 7.3 (2) Capture/compare control register 00 (CRC00).ES101, ES100, ES001, ES000: See 7.3 (4) Prescaler mode register 00 (PRM00).

# 7.3 Registers Controlling 16-Bit Timer/Event Counter 00

Registers used to control 16-bit timer/event counter 00 are shown below.

- 16-bit timer mode control register 00 (TMC00)
- Capture/compare control register 00 (CRC00)
- 16-bit timer output control register 00 (TOC00)
- Prescaler mode register 00 (PRM00)
- Port mode register 0 (PM0)
- Port register 0 (P0)

# (1) 16-bit timer mode control register 00 (TMC00)

TMC00 is an 8-bit register that sets the 16-bit timer/event counter 00 operation mode, TM00 clear mode, and output timing, and detects an overflow.

Rewriting TMC00 is prohibited during operation (when TMC003 and TMC002 = other than 00). However, it can be changed when TMC003 and TMC002 are cleared to 00 (stopping operation) and when OVF00 is cleared to 0. TMC00 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets TMC00 to 00H.

Caution 16-bit timer/event counter 00 starts operation at the moment TMC002 and TMC003 are set to values other than 00 (operation stop mode), respectively. Set TMC002 and TMC003 to 00 to stop the operation.

Symbol	7	6	5	4	3	2	1	<0>				
TMC00	0	0	0	0	TMC003	TMC002	TMC001	OVF00				
	TMC003	TMC002		Operatio	on enable of 16-b	it timer/event c	ounter 00					
	0	0										
-			Clears 16-bi	t timer counter	00 (TM00).							
	0	1	1 Free-running timer mode									
	1	0	0 Clear & start mode entered by TI000 pin valid edge input <sup>Note</sup>									
	1	1	Clear & star	t mode entered	d upon a match b	etween TM00	and CR000					
		•	•									
	TMC001			Condition to	o reverse timer o	utput (TO00)						
	0	Match between TM00 and CR000 or match between TM00 and CR010										
	1	Match between TM00 and CR000 or match between TM00 and CR010										
		Trigger input of TI000 pin valid edge										
	OVF00	TM00 overflow flag										
	Clear (0)	Clears OVF00 to 0 or TMC003 and TMC002 = 00										
	Set (1)	Overflow occurs.										

# Figure 7-5. Format of 16-Bit Timer Mode Control Register 00 (TMC00)

OVF00 is set to 1 when the value of TM00 changes from FFFFH to 0000H in all the operation modes (free-running timer mode, clear & start mode entered by TI000 pin valid edge input, and clear & start mode entered upon a match between TM00 and CR000).

It can also be set to 1 by writing 1 to OVF00.

Note The TI000 pin valid edge is set by bits 5 and 4 (ES001, ES000) of prescaler mode register 00 (PRM00).

### (2) Capture/compare control register 00 (CRC00)

CRC00 is the register that controls the operation of CR000 and CR010. Changing the value of CRC00 is prohibited during operation (when TMC003 and TMC002 = other than 00). CRC00 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears CRC00 to 00H.

### Figure 7-6. Format of Capture/Compare Control Register 00 (CRC00)


Address: FF	BCH After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
CRC00	0	0	0	0	0	CRC002	CRC001	CRC000

I	CRC002	CR010 operating mode selection
	0	Operates as compare register
	1	Operates as capture register

CRC001	CR000 capture trigger selection				
0	0 Captures on valid edge of TI010 pin				
1	1 Captures on valid edge of TI000 pin by reverse phase <sup>Note</sup>				
	The valid edge of the TI010 and TI000 pin is set by PRM00. If ES001 and ES000 are set to 11 (both edges) when CRC001 is 1, the valid edge of the TI000 pin cannot				

CRC000	CR000 operating mode selection					
0	0 Operates as compare register					
1	Operates as capture register					
If TMC003 and TMC002 are set to 11 (clear & start mode entered upon a match between TM00 and CR000), be sure to set CRC000 to 0.						

- **Note** When the valid edge is detected from the TI010 pin, the capture operation is not performed but the INTTM000 signal is generated as an external interrupt signal.
- Caution To ensure that the capture operation is performed properly, the capture trigger requires a pulse two cycles longer than the count clock selected by prescaler mode register 00 (PRM00).



#### Figure 7-7. Example of CR010 Capture Operation (When Rising Edge Is Specified)

#### (3) 16-bit timer output control register 00 (TOC00)

<R>

TOC00 is an 8-bit register that controls the TO00 output.

TOC00 can be rewritten while only OSPT00 is operating (when TMC003 and TMC002 = other than 00). Rewriting the other bits is prohibited during operation.

However, TOC004 can be rewritten during timer operation as a means to rewrite CR010 (see **7.5.1 Rewriting CR010 during TM00 operation**).

TOC00 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears TOC00 to 00H.

#### Caution Be sure to set TOC00 using the following procedure.

<1> Set TOC004 and TOC001 to 1.

<2> Set only TOE00 to 1.

<3> Set either of LVS00 or LVR00 to 1.

### Figure 7-8. Format of 16-Bit Timer Output Control Register 00 (TOC00)

Address: FF	BDH After	reset: 00H	R/W					
Symbol	7	<6>	<5>	4	<3>	<2>	1	<0>
TOC00	0	OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00

OSPT00	One-shot pulse output trigger via software				
0	_				
1	One-shot pulse output				
	The value of this bit is always "0" when it is read. Do not set this bit to 1 in a mode other than the one- shot pulse output mode.				
	1 TM00 is cleared and started				

If it is set to 1, TM00 is cleared and started.

OSPE00	One-shot pulse output operation control					
0	Successive pulse output					
1	One-shot pulse output					
One-shot pulse output operates correctly in the free-running timer mode or clear & start mode entered by T1000 pin valid edge input.						
TI000 pin valid edge input.						

The one-shot pulse cannot be output in the clear & start mode entered upon a match between TM00 and CR000.

TOC004	TO00 output control on match between CR010 and TM00			
0	Disables inversion operation			
1	1 Enables inversion operation			
The interrup	The interrupt signal (INTTM010) is generated even when TOC004 = 0.			

LVS00	LVR00	Setting of TO00 output status			
0	0	No change			
0	1	itial value of TO00 output is low level (TO00 output is cleared to 0).			
1	0	Initial value of TO00 output is high level (TO00 output is set to 1).			
1	1	Setting prohibited			

• LVS00 and LVR00 can be used to set the initial value of the TO00 output level. If the initial value does not have to be set, leave LVS00 and LVR00 as 00.

- Be sure to set LVS00 and LVR00 when TOE00 = 1.
   LVS00, LVR00, and TOE00 being simultaneously set to 1 is prohibited.
- LVS00 and LVR00 are trigger bits. By setting these bits to 1, the initial value of the TO00 output level can be set. Even if these bits are cleared to 0, TO00 output is not affected.
- The values of LVS00 and LVR00 are always 0 when they are read.
- For how to set LVS00 and LVR00, see 7.5.2 Setting LVS00 and LVR00.

The actual TO00/TI010/P01 pin output is determined depending on PM01 and P01, besides TO00 output.

TOC001	TO00 output control on match between CR000 and TM00			
0	0 Disables inversion operation			
1 Enables inversion operation				
The interrupt signal (INTTM000) is generated even when TOC001 = 0.				

TOE00	TO00 pin control				
0	Disables output (TO00 output fixed to low level)				
1	Enables output				

### (4) Prescaler mode register 00 (PRM00)

PRM00 is the register that sets the TM00 count clock and TI000 and TI010 pin input valid edges. Rewriting PRM00 is prohibited during operation (when TMC003 and TMC002 = other than 00). PRM00 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears PRM00 to 00H.

# Cautions 1. Do not apply the following setting when setting the PRM001 and PRM000 bits to 11 (to specify the valid edge of the TI000 pin as a count clock).

- Clear & start mode entered by the TI000 pin valid edge
- Setting the TI000 pin as a capture trigger
- 2. If the operation of the 16-bit timer/event counter 00 is enabled when the TI000 or TI010 pin is at high level and when the valid edge of the TI000 or TI010 pin is specified to be the rising edge or both edges, the high level of the TI000 or TI010 pin is detected as a rising edge. Note this when the TI000 or TI010 pin is pulled up. However, the rising edge is not detected when the timer operation has been once stopped and then is enabled again.
- 3. The valid edge of TI010 and timer output (TO00) cannot be used for the P01 pin at the same time. Select either of the functions.

Address: FFBBH After reset: 00H R/W								
Symbol	7	6	5	4	3	2	1	0
PRM00	ES101	ES100	ES001	ES000	0	0	PRM001	PRM000
	ES101	ES100	TI010 pin valid edge selection					
	0	0	Falling edge					
	0	1	Rising edge					
	1	0	Setting prohibited					
	1	1	Both falling and rising edges					
			•					
	ES001	ES000	TI000 pin valid edge selection					
	0	0	Falling edge					
	0	1	Rising edge					
	1	0	Setting prohibited					
	1	1	Both falling and rising edges					
		•	-					

### Figure 7-9. Format of Prescaler Mode Register 00 (PRM00)

PRM001	PRM000	Count clock selection <sup>Note 1</sup>					
			fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz	
0	0	fprs <sup>Note 2</sup>	2 MHz	5 MHz	10 MHz	20 MHz	
0	1	fprs/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz	
1	0	fprs/2 <sup>8</sup>	7.81 kHz	19.53 kHz	39.06 kHz	78.12 kHz	
1	1	TI000 valid edge <sup>Note 3</sup>					

# <R> Notes 1. If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.

- VDD = 4.0 to 5.5 V: fPRs  $\leq$  20 MHz
- VDD = 2.7 to 4.0 V: fprs  $\leq$  10 MHz
- VDD = 1.8 to 2.7 V: fPRs  $\leq$  5 MHz (Standard and (A) grade products only)

<R>

2. If the peripheral hardware clock (fPRs) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V  $\leq$  VDD < 2.7 V, the setting of PRM001 = PRM000 = 0 (count clock: fPRs) is prohibited.

<R> 3. The external clock from the TI000 pin requires a pulse longer than twice the cycle of the peripheral hardware clock (fPRs).

Remark fPRs: Peripheral hardware clock frequency

#### (5) Port mode register 0 (PM0)

This register sets port 0 input/output in 1-bit units.

When using the P01/TO00/TI010 pin for timer output, set PM01 and the output latches of P01 to 0.

When using the P00/TI000 and P01/TO00/TI010 pins for timer input, set PM00 and PM01 to 1. At this time, the output latches of P00 and P01 may be 0 or 1.

PM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM0 to FFH.

#### Figure 7-10. Format of Port Mode Register 0 (PM0)

Address:	FF20	H Aft	ter rese	t: FFH	R/W	1		
Symbol	7	6	5	4	3	2	1	0
PM0	1	1	1	1	1	1	PM01	PM00
-								

PM0n	P0n pin I/O mode selection (n = 0, 1)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

#### 7.4 Operation of 16-Bit Timer/Event Counter 00

#### 7.4.1 Interval timer operation


If bits 3 and 2 (TMC003 and TMC002) of the 16-bit timer mode control register (TMC00) are set to 11 (clear & start mode entered upon a match between TM00 and CR000), the count operation is started in synchronization with the count clock.

When the value of TM00 later matches the value of CR000, TM00 is cleared to 0000H and a match interrupt signal (INTTM000) is generated. This INTTM000 signal enables TM00 to operate as an interval timer.


#### Remarks 1. For the setting of I/O pins, see 7.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM000 interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

Figure 7-11. Block Diagram of Interval Timer Operation









#### Figure 7-13. Example of Register Settings for Interval Timer Operation

#### (a) 16-bit timer mode control register 00 (TMC00)



#### (b) Capture/compare control register 00 (CRC00)



#### (c) 16-bit timer output control register 00 (TOC00)

	OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00
0	0	0	0	0	0	0	0

#### (d) Prescaler mode register 00 (PRM00)

	ES101	ES100	ES001	ES000	3	2	PRM001	PRM000	_
	0	0	0	0	0	0	0/1	0/1	
•									Selects count clock

#### (e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

#### (f) 16-bit capture/compare register 000 (CR000)

If M is set to CR000, the interval time is as follows.


• Interval time =  $(M + 1) \times Count clock cycle$ 

Setting CR000 to 0000H is prohibited.

#### (g) 16-bit capture/compare register 010 (CR010)


Usually, CR010 is not used for the interval timer function. However, a compare match interrupt (INTTM010) is generated when the set value of CR010 matches the value of TM00.

Therefore, mask the interrupt request by using the interrupt mask flag (TMMK010).




#### Figure 7-14. Example of Software Processing for Interval Timer Function

<1> Count operation start flow



<2> Count operation stop flow



The counter is initialized and counting is stopped by clearing the TMC003 and TMC002 bits to 00.

#### 7.4.2 Square wave output operation

When 16-bit timer/event counter 00 operates as an interval timer (see **7.4.1**), a square wave can be output from the TO00 pin by setting the 16-bit timer output control register 00 (TOC00) to 03H.

When TMC003 and TMC002 are set to 11 (count clear & start mode entered upon a match between TM00 and CR000), the counting operation is started in synchronization with the count clock.

When the value of TM00 later matches the value of CR000, TM00 is cleared to 0000H, an interrupt signal (INTTM000) is generated, and TO00 output is inverted. This TO00 output that is inverted at fixed intervals enables TO00 to output a square wave.

#### Remarks 1. For the setting of I/O pins, see 7.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM000 signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

#### Figure 7-15. Block Diagram of Square Wave Output Operation





Figure 7-16. Basic Timing Example of Square Wave Output Operation




<R>


<R>

#### Figure 7-17. Example of Register Settings for Square Wave Output Operation


#### (a) 16-bit timer mode control register 00 (TMC00)




#### (b) Capture/compare control register 00 (CRC00)



#### <R> (c) 16-bit timer output control register 00 (TOC00)



#### (d) Prescaler mode register 00 (PRM00)



#### (e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

# (f) 16-bit capture/compare register 000 (CR000)

If M is set to CR000, the interval time is as follows.


• Square wave frequency =  $1 / [2 \times (M + 1) \times Count clock cycle]$ 

Setting CR000 to 0000H is prohibited.

#### (g) 16-bit capture/compare register 010 (CR010)

Usually, CR010 is not used for the square wave output function. However, a compare match interrupt (INTTM010) is generated when the set value of CR010 matches the value of TM00. Therefore, mask the interrupt request by using the interrupt mask flag (TMMK010).

#### Figure 7-18. Example of Software Processing for Square Wave Output Function




Initial setting of these registers is performed before setting the TMC003 and TMC002 bits to 11.



<2> Count operation stop flow

Register initial setting

PRM00 register, CRC00 register, TOC00 register<sup>Note</sup>, CR000 register,



Note Care must be exercised when setting TOC00. For details, see 7.3 (3) 16-bit timer output control register 00 (TOC00).

#### 7.4.3 External event counter operation

When bits 1 and 0 (PRM001 and PRM000) of the prescaler mode register 00 (PRM00) are set to 11 (for counting up with the valid edge of the TI000 pin) and bits 3 and 2 (TMC003 and TMC002) of 16-bit timer mode control register 00 (TMC00) are set to 11, the valid edge of an external event input is counted, and a match interrupt signal indicating matching between TM00 and CR000 (INTTM000) is generated.

To input the external event, the TI000 pin is used. Therefore, the timer/event counter cannot be used as an external event counter in the clear & start mode entered by the TI000 pin valid edge input (when TMC003 and TMC002 = 10).

The INTTM000 signal is generated with the following timing.

- Timing of generation of INTTM000 signal (second time or later)
  - = Number of times of detection of valid edge of external event × (Set value of CR000 + 1)

However, the first match interrupt immediately after the timer/event counter has started operating is generated with the following timing.


- Timing of generation of INTTM000 signal (first time only)
  - = Number of times of detection of valid edge of external event input × (Set value of CR000 + 2)

To detect the valid edge, the signal input to the TI000 pin is sampled during the clock cycle of fPRs. The valid edge is not detected until it is detected two times in a row. Therefore, a noise with a short pulse width can be eliminated.

Remarks 1. For the setting of I/O pins, see 7.3 (5) Port mode register 0 (PM0).


2. For how to enable the INTTM000 signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

#### Figure 7-19. Block Diagram of External Event Counter Operation



#### Figure 7-20. Example of Register Settings in External Event Counter Mode (1/2)

#### (a) 16-bit timer mode control register 00 (TMC00)



By reading TM00, the count value can be read.

#### (f) 16-bit capture/compare register 000 (CR000)

If M is set to CR000, the interrupt signal (INTTM000) is generated when the number of external events reaches (M + 1).


Setting CR000 to 0000H is prohibited.


#### Figure 7-20. Example of Register Settings in External Event Counter Mode (2/2)

#### (g) 16-bit capture/compare register 010 (CR010)

Usually, CR010 is not used in the external event counter mode. However, a compare match interrupt (INTTM010) is generated when the set value of CR010 matches the value of TM00. Therefore, mask the interrupt request by using the interrupt mask flag (TMMK010).

#### Figure 7-21. Example of Software Processing in External Event Counter Mode





Note Care must be exercised when setting TOC00. For details, see 7.3 (3) 16-bit timer output control register 00 (TOC00).

#### 7.4.4 Operation in clear & start mode entered by TI000 pin valid edge input

When bits 3 and 2 (TMC003 and TMC002) of 16-bit timer mode control register 00 (TMC00) are set to 10 (clear & start mode entered by the TI000 pin valid edge input) and the count clock (set by PRM00) is supplied to the timer/event counter, TM00 starts counting up. When the valid edge of the TI000 pin is detected during the counting operation, TM00 is cleared to 0000H and starts counting up again. If the valid edge of the TI000 pin is not detected, TM00 overflows and continues counting.

The valid edge of the TI000 pin is a cause to clear TM00. Starting the counter is not controlled immediately after the start of the operation.

CR000 and CR010 are used as compare registers and capture registers.

#### (a) When CR000 and CR010 are used as compare registers

Signals INTTM000 and INTTM010 are generated when the value of TM00 matches the value of CR000 and CR010.


#### (b) When CR000 and CR010 are used as capture registers

The count value of TM00 is captured to CR000 and the INTTM000 signal is generated when the valid edge is input to the TI010 pin (or when the phase reverse to that of the valid edge is input to the TI000 pin). When the valid edge is input to the TI000 pin, the count value of TM00 is captured to CR010 and the INTTM010 signal is generated. As soon as the count value has been captured, the counter is cleared to 0000H.

# Caution Do not set the count clock as the valid edge of the TI000 pin (PRM001 and PRM000 = 11). When PRM001 and PRM000 = 11, TM00 is cleared.


- Remarks 1. For the setting of the I/O pins, see 7.3 (5) Port mode register 0 (PM0).
  2. For how to enable the INTTM000 signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.
- (1) Operation in clear & start mode entered by TI000 pin valid edge input (CR000: compare register, CR010: compare register)

# Figure 7-22. Block Diagram of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Compare Register, CR010: Compare Register)



<R>

Figure 7-23. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Compare Register, CR010: Compare Register)



(a) TOC00 = 13H, PRM00 = 10H, CRC00, = 00H, TMC00 = 08H

(a) and (b) differ as follows depending on the setting of bit 1 (TMC001) of the 16-bit timer mode control register 01 (TMC00).


(a) The TO00 output level is inverted when TM00 matches a compare register.

TO00 output

(b) The TO00 output level is inverted when TM00 matches a compare register or when the valid edge of the TI000 pin is detected.


# (2) Operation in clear & start mode entered by TI000 pin valid edge input (CR000: compare register, CR010: capture register)

Figure 7-24. Block Diagram of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Compare Register, CR010: Capture Register)



# Figure 7-25. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Compare Register, CR010: Capture Register) (1/2)

#### (a) TOC00 = 13H, PRM00 = 10H, CRC00, = 04H, TMC00 = 08H, CR000 = 0001H




This is an application example where the TO00 output level is inverted when the count value has been captured & cleared.

The count value is captured to CR010 and TM00 is cleared (to 0000H) when the valid edge of the TI000 pin is detected. When the count value of TM00 is 0001H, a compare match interrupt signal (INTTM000) is generated, and the TO00 output level is inverted.

<R>

# Figure 7-25. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Compare Register, CR010: Capture Register) (2/2)



(b) TOC00 = 13H, PRM00 = 10H, CRC00, = 04H, TMC00 = 0AH, CR000 = 0003H

This is an application example where the width set to CR000 (4 clocks in this example) is to be output from the TO00 pin when the count value has been captured & cleared.


The count value is captured to CR010, a capture interrupt signal (INTTM010) is generated, TM00 is cleared (to 0000H), and the TO00 output level is inverted when the valid edge of the TI000 pin is detected. When the count value of TM00 is 0003H (four clocks have been counted), a compare match interrupt signal (INTTM000) is generated and the TO00 output level is inverted.

User's Manual U17312EJ5V0UD


# (3) Operation in clear & start mode by entered TI000 pin valid edge input (CR000: capture register, CR010: compare register)

<R>

# Figure 7-26. Block Diagram of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Compare Register)



# Figure 7-27. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Compare Register) (1/2)




#### (a) TOC00 = 13H, PRM00 = 10H, CRC00, = 03H, TMC00 = 08H, CR010 = 0001H

This is an application example where the TO00 output level is to be inverted when the count value has been captured & cleared.

TM00 is cleared at the rising edge detection of the TI000 pin and it is captured to CR000 at the falling edge detection of the TI000 pin.

When bit 1 (CRC001) of capture/compare control register 00 (CRC00) is set to 1, the count value of TM00 is captured to CR000 in the phase reverse to that of the signal input to the TI000 pin, but the capture interrupt signal (INTTM000) is not generated. However, the INTTM000 signal is generated when the valid edge of the TI010 pin is detected. Mask the INTTM000 signal when it is not used.

# Figure 7-27. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Compare Register) (2/2)



(b) TOC00 = 13H, PRM00 = 10H, CRC00, = 03H, TMC00 = 0AH, CR010 = 0003H


This is an application example where the width set to CR010 (4 clocks in this example) is to be output from the TO00 pin when the count value has been captured & cleared.


TM00 is cleared (to 0000H) at the rising edge detection of the TI000 pin and captured to CR000 at the falling edge detection of the TI000 pin. The TO00 output level is inverted when TM00 is cleared (to 0000H) because the rising edge of the TI000 pin has been detected or when the value of TM00 matches that of a compare register (CR010).

When bit 1 (CRC001) of capture/compare control register 00 (CRC00) is 1, the count value of TM00 is captured to CR000 in the phase reverse to that of the input signal of the TI000 pin, but the capture interrupt signal (INTTM000) is not generated. However, the INTTM000 interrupt is generated when the valid edge of the TI010 pin is detected. Mask the INTTM000 signal when it is not used.

User's Manual U17312EJ5V0UD


- (4) Operation in clear & start mode entered by TI000 pin valid edge input (CR000: capture register, CR010: capture register)
- <R> Figure 7-28. Block Diagram of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Capture Register)





# <R> Figure 7-29. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Capture Register) (1/3)


(a) TOC00 = 13H, PRM00 = 30H, CRC00 = 05H, TMC00 = 0AH



This is an application example where the count value is captured to CR010, TM00 is cleared, and TO00 output is inverted when the rising or falling edge of the TI000 pin is detected.

When the edge of the TI010 pin is detected, an interrupt signal (INTTM000) is generated. Mask the INTTM000 signal when it is not used.


# Figure 7-29. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Capture Register) (2/3)



(b) TOC00 = 13H, PRM00 = C0H, CRC00 = 05H, TMC00 = 0AH

This is a timing example where an edge is not input to the TI000 pin, in an application where the count value is captured to CR000 when the rising or falling edge of the TI010 pin is detected.

# Figure 7-29. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Capture Register) (3/3)



(c) TOC00 = 13H, PRM00 = 00H, CRC00 = 07H, TMC00 = 0AH

This is an application example where the pulse width of the signal input to the TI000 pin is measured.

By setting CRC00, the count value can be captured to CR000 in the phase reverse to the falling edge of the TI000 pin (i.e., rising edge) and to CR010 at the falling edge of the TI000 pin.

The high- and low-level widths of the input pulse can be calculated by the following expressions.


- High-level width = [CR010 value] [CR000 value] × [Count clock cycle]
- Low-level width = [CR000 value] × [Count clock cycle]


If the reverse phase of the TI000 pin is selected as a trigger to capture the count value to CR000, the INTTM000 signal is not generated. Read the values of CR000 and CR010 to measure the pulse width immediately after the INTTM010 signal is generated.

However, if the valid edge specified by bits 6 and 5 (ES101 and ES100) of prescaler mode register 00 (PRM00) is input to the TI010 pin, the count value is not captured but the INTTM000 signal is generated. To measure the pulse width of the TI000 pin, mask the INTTM000 signal when it is not used.

#### Figure 7-30. Example of Register Settings in Clear & Start Mode Entered by TI000 Pin Valid Edge Input (1/2)


(a) 16-bit timer mode control register 00 (TMC00)





#### Figure 7-30. Example of Register Settings in Clear & Start Mode Entered by TI000 Pin Valid Edge Input (2/2)

#### (d) Prescaler mode register 00 (PRM00)



# 11: Both edges detection

#### (e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

#### (f) 16-bit capture/compare register 000 (CR000)

When this register is used as a compare register and when its value matches the count value of TM00, an interrupt signal (INTTM000) is generated. The count value of TM00 is not cleared.


To use this register as a capture register, select either the TI000 or TI010 pin<sup>№te</sup> input as a capture trigger. When the valid edge of the capture trigger is detected, the count value of TM00 is stored in CR000.


Note The timer output (TO00) cannot be used when detection of the valid edge of the TI010 pin is used.

#### (g) 16-bit capture/compare register 010 (CR010)

When this register is used as a compare register and when its value matches the count value of TM00, an interrupt signal (INTTM010) is generated. The count value of TM00 is not cleared. When this register is used as a capture register, the TI000 pin input is used as a capture trigger. When the valid edge of the capture trigger is detected, the count value of TM00 is stored in CR010.

#### <R> Figure 7-31. Example of Software Processing in Clear & Start Mode Entered by TI000 Pin Valid Edge Input





Note Care must be exercised when setting TOC00. For details, see 7.3 (3) 16-bit timer output control register 00 (TOC00).

#### 7.4.5 Free-running timer operation

When bits 3 and 2 (TMC003 and TMC002) of 16-bit timer mode control register 00 (TMC00) are set to 01 (freerunning timer mode), 16-bit timer/event counter 00 continues counting up in synchronization with the count clock. When it has counted up to FFFFH, the overflow flag (OVF00) is set to 1 at the next clock, and TM00 is cleared (to 0000H) and continues counting. Clear OVF00 to 0 by executing the CLR instruction via software.

The following three types of free-running timer operations are available.

- Both CR000 and CR010 are used as compare registers.
- One of CR000 or CR010 is used as a compare register and the other is used as a capture register.
- Both CR000 and CR010 are used as capture registers.


Remarks 1. For the setting of the I/O pins, see 7.3 (5) Port mode register 0 (PM0).
2. For how to enable the INTTM000 signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

#### (1) Free-running timer mode operation


#### (CR000: compare register, CR010: compare register)

#### <R>

### Figure 7-32. Block Diagram of Free-Running Timer Mode (CR000: Compare Register, CR010: Compare Register)



# Figure 7-33. Timing Example of Free-Running Timer Mode (CR000: Compare Register, CR010: Compare Register)




• TOC00 = 13H, PRM00 = 00H, CRC00 = 00H, TMC00 = 04H

This is an application example where two compare registers are used in the free-running timer mode. The TO00 output level is reversed each time the count value of TM00 matches the set value of CR000 or CR010. When the count value matches the register value, the INTTM000 or INTTM010 signal is generated.


# (2) Free-running timer mode operation (CR000: compare register, CR010: capture register)

# Figure 7-34. Block Diagram of Free-Running Timer Mode (CR000: Compare Register, CR010: Capture Register)



<R>

# Figure 7-35. Timing Example of Free-Running Timer Mode (CR000: Compare Register, CR010: Capture Register)



#### • TOC00 = 13H, PRM00 = 10H, CRC00 = 04H, TMC00 = 04H


This is an application example where a compare register and a capture register are used at the same time in the free-running timer mode.

In this example, the INTTM000 signal is generated and the TO00 output level is inverted each time the count value of TM00 matches the set value of CR000 (compare register). In addition, the INTTM010 signal is generated and the count value of TM00 is captured to CR010 each time the valid edge of the TI000 pin is detected.

User's Manual U17312EJ5V0UD

### (3) Free-running timer mode operation

(CR000: capture register, CR010: capture register)




# Figure 7-36. Block Diagram of Free-Running Timer Mode (CR000: Capture Register, CR010: Capture Register)

<R>

**Remark** If both CR000 and CR010 are used as capture registers in the free-running timer mode, the TO00 output level is not inverted.

However, it can be inverted each time the valid edge of the TI000 pin is detected if bit 1 (TMC001) of 16-bit timer mode control register 00 (TMC00) is set to 1.



# Figure 7-37. Timing Example of Free-Running Timer Mode (CR000: Capture Register, CR010: Capture Register) (1/2)

(a) TOC00 = 13H, PRM00 = 50H, CRC00 = 05H, TMC00 = 04H

This is an application example where the count values that have been captured at the valid edges of separate capture trigger signals are stored in separate capture registers in the free-running timer mode.

The count value is captured to CR010 when the valid edge of the TI000 pin input is detected and to CR000 when the valid edge of the TI010 pin input is detected.




Figure 7-37. Timing Example of Free-Running Timer Mode (CR000: Capture Register, CR010: Capture Register) (2/2)


(b) TOC00 = 13H, PRM00 = C0H, CRC00 = 05H, TMC00 = 04H

This is an application example where both the edges of the TI010 pin are detected and the count value is captured to CR000 in the free-running timer mode.


When both CR000 and CR010 are used as capture registers and when the valid edge of only the TI010 pin is to be detected, the count value cannot be captured to CR010.

#### Figure 7-38. Example of Register Settings in Free-Running Timer Mode (1/2)


#### (a) 16-bit timer mode control register 00 (TMC00)




#### (b) Capture/compare control register 00 (CRC00)



#### (c) 16-bit timer output control register 00 (TOC00)



#### Figure 7-38. Example of Register Settings in Free-Running Timer Mode (2/2)



#### (d) Prescaler mode register 00 (PRM00)

#### (e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

#### (f) 16-bit capture/compare register 000 (CR000)

When this register is used as a compare register and when its value matches the count value of TM00, an interrupt signal (INTTM000) is generated. The count value of TM00 is not cleared.


To use this register as a capture register, select either the TI000 or TI010 pin input as a capture trigger. When the valid edge of the capture trigger is detected, the count value of TM00 is stored in CR000.


#### (g) 16-bit capture/compare register 010 (CR010)

When this register is used as a compare register and when its value matches the count value of TM00, an interrupt signal (INTTM010) is generated. The count value of TM00 is not cleared.


When this register is used as a capture register, the TI000 pin input is used as a capture trigger. When the valid edge of the capture trigger is detected, the count value of TM00 is stored in CR010.

Figure 7-39. Example of Software Processing in Free-Running Timer Mode





<2> Count operation stop flow



Note Care must be exercised when setting TOC00. For details, see 7.3 (3) 16-bit timer output control register 00 (TOC00).

#### 7.4.6 PPG output operation

<R>

A square wave having a pulse width set in advance by CR010 is output from the TO00 pin as a PPG (Programmable Pulse Generator) signal during a cycle set by CR000 when bits 3 and 2 (TMC003 and TMC002) of 16bit timer mode control register 00 (TMC00) are set to 11 (clear & start upon a match between TM00 and CR000).


The pulse cycle and duty factor of the pulse generated as the PPG output are as follows.

- Pulse cycle = (Set value of CR000 + 1) × Count clock cycle
- Duty = (Set value of CR010 + 1) / (Set value of CR000 + 1)

# Caution To change the duty factor (value of CR010) during operation, see 7.5.1 Rewriting CR010 during TM00 operation.

#### Remarks 1. For the setting of I/O pins, see 7.3 (5) Port mode register 0 (PM0).


2. For how to enable the INTTM000 signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.




### Figure 7-40. Block Diagram of PPG Output Operation

#### Figure 7-41. Example of Register Settings for PPG Output Operation


#### (a) 16-bit timer mode control register 00 (TMC00)




#### (b) Capture/compare control register 00 (CRC00)



#### (c) 16-bit timer output control register 00 (TOC00)



#### (d) Prescaler mode register 00 (PRM00)



### (e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

#### (f) 16-bit capture/compare register 000 (CR000)

An interrupt signal (INTTM000) is generated when the value of this register matches the count value of TM00. The count value of TM00 is not cleared.

#### (g) 16-bit capture/compare register 010 (CR010)

An interrupt signal (INTTM010) is generated when the value of this register matches the count value of TM00. The count value of TM00 is not cleared.

# Caution Set values to CR000 and CR010 such that the condition $0000H \le CR010 < CR000 \le FFFFH$ is satisfied.






Figure 7-42. Example of Software Processing for PPG Output Operation



<2> Count operation stop flow

STOP



Note Care must be exercised when setting TOC00. For details, see 7.3 (3) 16-bit timer output control register 00 (TOC00).

**Remark** PPG pulse cycle =  $(M + 1) \times Count clock cycle$ PPG duty = (N + 1) / (M + 1)



#### 7.4.7 One-shot pulse output operation

A one-shot pulse can be output by setting bits 3 and 2 (TMC003 and TMC002) of the 16-bit timer mode control register 00 (TMC00) to 01 (free-running timer mode) or to 10 (clear & start mode entered by the Tl000 pin valid edge) and setting bit 5 (OSPE00) of 16-bit timer output control register 00 (TOC00) to 1.

When bit 6 (OSPT00) of TOC00 is set to 1 or when the valid edge is input to the TI000 pin during timer operation, clearing & starting of TM00 is triggered, and a pulse of the difference between the values of CR000 and CR010 is output only once from the TO00 pin.


- Cautions 1. Do not input the trigger again (setting OSPT00 to 1 or detecting the valid edge of the TI000 pin) while the one-shot pulse is output. To output the one-shot pulse again, generate the trigger after the current one-shot pulse output has completed.
  - 2. To use only the setting of OSPT00 to 1 as the trigger of one-shot pulse output, do not change the level of the TI000 pin or its alternate function port pin. Otherwise, the pulse will be unexpectedly output.

#### Remarks 1. For the setting of the I/O pins, see 7.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM000 signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.




#### Figure 7-43. Block Diagram of One-Shot Pulse Output Operation



# Figure 7-44. Example of Register Settings for One-Shot Pulse Output Operation (1/2)

# (a) 16-bit timer mode control register 00 (TMC00)



#### ES101 ES100 ES001 ES000 PRM001 PRM000 З 2 0 0 0 0 0 0 0/1 0/1 Selects count clock

#### <R>

# Figure 7-44. Example of Register Settings for One-Shot Pulse Output Operation (2/2)

# (e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

# (f) 16-bit capture/compare register 000 (CR000)


This register is used as a compare register when a one-shot pulse is output. When the value of TM00 matches that of CR000, an interrupt signal (INTTM000) is generated and the TO00 output level is inverted.

# (g) 16-bit capture/compare register 010 (CR010)

This register is used as a compare register when a one-shot pulse is output. When the value of TM00 matches that of CR010, an interrupt signal (INTTM010) is generated and the TO00 output level is inverted.

# Caution Do not set the same value to CR000 and CR010.

# Figure 7-45. Example of Software Processing for One-Shot Pulse Output Operation (1/2)




- Time from when the one-shot pulse trigger is input until the one-shot pulse is output
- =  $(M + 1) \times Count clock cycle$
- · One-shot pulse output active level width
- =  $(N M) \times Count clock cycle$

<R>

# Figure 7-45. Example of Software Processing for One-Shot Pulse Output Operation (2/2)

<1> Count operation start flow



Note Care must be exercised when setting TOC00. For details, see 7.3 (3) 16-bit timer output control register 00 (TOC00).

# 7.4.8 Pulse width measurement operation

TM00 can be used to measure the pulse width of the signal input to the TI000 and TI010 pins.

Measurement can be accomplished by operating the 16-bit timer/event counter 00 in the free-running timer mode or by restarting the timer in synchronization with the signal input to the TI000 pin.

When an interrupt is generated, read the value of the valid capture register and measure the pulse width. Check bit 0 (OVF00) of 16-bit timer mode control register 00 (TMC00). If it is set (to 1), clear it to 0 by software.

Figure 7-46. Block Diagram of Pulse Width Measurement (Free-Running Timer Mode)





Figure 7-47. Block Diagram of Pulse Width Measurement (Clear & Start Mode Entered by TI000 Pin Valid Edge Input)



A pulse width can be measured in the following three ways.

- Measuring the pulse width by using two input signals of the TI000 and TI010 pins (free-running timer mode)
- Measuring the pulse width by using one input signal of the TI000 pin (free-running timer mode)
- Measuring the pulse width by using one input signal of the TI000 pin (clear & start mode entered by the TI000 pin valid edge input)

Remarks 1. For the setting of the I/O pins, see 7.3 (5) Port mode register 0 (PM0).


2. For how to enable the INTTM000 signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

# (1) Measuring the pulse width by using two input signals of the TI000 and TI010 pins (free-running timer mode)

Set the free-running timer mode (TMC003 and TMC002 = 01). When the valid edge of the TI000 pin is detected, the count value of TM00 is captured to CR010. When the valid edge of the TI010 pin is detected, the count value of TM00 is captured to CR000. Specify detection of both the edges of the TI000 and TI010 pins.

By this measurement method, the previous count value is subtracted from the count value captured by the edge of each input signal. Therefore, save the previously captured value to a separate register in advance.

If an overflow occurs, the value becomes negative if the previously captured value is simply subtracted from the current captured value and, therefore, a borrow occurs (bit 0 (CY) of the program status word (PSW) is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear bit 0 (OVF00) of 16-bit timer mode control register 00 (TMC00) to 0.



# Figure 7-48. Timing Example of Pulse Width Measurement (1)

• TMC00 = 04H, PRM00 = F0H, CRC00 = 05H


# (2) Measuring the pulse width by using one input signal of the TI000 pin (free-running mode)

Set the free-running timer mode (TMC003 and TMC002 = 01). The count value of TM00 is captured to CR000 in the phase reverse to the valid edge detected on the Tl000 pin. When the valid edge of the Tl000 pin is detected, the count value of TM00 is captured to CR010.

By this measurement method, values are stored in separate capture registers when a width from one edge to another is measured. Therefore, the capture values do not have to be saved. By subtracting the value of one capture register from that of another, a high-level width, low-level width, and cycle are calculated.

If an overflow occurs, the value becomes negative if one captured value is simply subtracted from another and, therefore, a borrow occurs (bit 0 (CY) of the program status word (PSW) is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear bit 0 (OVF00) of 16-bit timer mode control register 00 (TMC00) to 0.

# Figure 7-49. Timing Example of Pulse Width Measurement (2)




#### • TMC00 = 04H, PRM00 = 10H, CRC00 = 07H

# (3) Measuring the pulse width by using one input signal of the TI000 pin (clear & start mode entered by the TI000 pin valid edge input)

Set the clear & start mode entered by the TI000 pin valid edge (TMC003 and TMC002 = 10). The count value of TM00 is captured to CR000 in the phase reverse to the valid edge of the TI000 pin, and the count value of TM00 is captured to CR010 and TM00 is cleared (0000H) when the valid edge of the TI000 pin is detected. Therefore, a cycle is stored in CR010 if TM00 does not overflow.

If an overflow occurs, take the value that results from adding 10000H to the value stored in CR010 as a cycle. Clear bit 0 (OVF00) of 16-bit timer mode control register 00 (TMC00) to 0.


# Figure 7-50. Timing Example of Pulse Width Measurement (3)




# • TMC00 = 08H, PRM00 = 10H, CRC00 = 07H

# Figure 7-51. Example of Register Settings for Pulse Width Measurement (1/2)

# (a) 16-bit timer mode control register 00 (TMC00)




# (b) Capture/compare control register 00 (CRC00)



# (c) 16-bit timer output control register 00 (TOC00)

	OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00
0	0	0	0	0	0	0	0

# (d) Prescaler mode register 00 (PRM00)



# Figure 7-51. Example of Register Settings for Pulse Width Measurement (2/2)

# (e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.


# (f) 16-bit capture/compare register 000 (CR000)

This register is used as a capture register. Either the TI000 or TI010 pin is selected as a capture trigger. When a specified edge of the capture trigger is detected, the count value of TM00 is stored in CR000.

# (g) 16-bit capture/compare register 010 (CR010)


This register is used as a capture register. The signal input to the TI000 pin is used as a capture trigger. When the capture trigger is detected, the count value of TM00 is stored in CR010.






# (a) Example of free-running timer mode

(b) Example of clear & start mode entered by TI000 pin valid edge



#### Figure 7-52. Example of Software Processing for Pulse Width Measurement (2/2)

<1> Count operation start flow



**Note** The capture interrupt signal (INTTM000) is not generated when the reverse-phase edge of the TI000 pin input is selected to the valid edge of CR000.

# 7.5 Special Use of TM00

# 7.5.1 Rewriting CR010 during TM00 operation

In principle, rewriting CR000 and CR010 of the 78K0/KD2 when they are used as compare registers is prohibited while TM00 is operating (TMC003 and TMC002 = other than 00).

However, the value of CR010 can be changed, even while TM00 is operating, using the following procedure if CR010 is used for PPG output and the duty factor is changed (When changing the value of CR010 to a smaller value than the current one, rewrite it immediately after its value matches the value of TM00. When changing the value of CR010 to a larger value than the current one, rewrite it immediately after its walue matches the values of CR000 and TM00 match. If the value of CR010 is rewritten immediately before a match between CR010 and TM00, or between CR000 and TM00, an unexpected operation may be performed.).

Procedure for changing value of CR010

- <1> Disable interrupt INTTM010 (TMMK010 = 1).
- <2> Disable reversal of the timer output when the value of TM00 matches that of CR010 (TOC004 = 0).
- <3> Change the value of CR010.
- <4> Wait for one cycle of the count clock of TM00.
- <5> Enable reversal of the timer output when the value of TM00 matches that of CR010 (TOC004 = 1).
- <6> Clear the interrupt flag of INTTM010 (TMIF010 = 0) to 0.
- <7> Enable interrupt INTTM010 (TMMK010 = 0).

Remark For TMIF010 and TMMK010, see CHAPTER 19 INTERRUPT FUNCTIONS.

# 7.5.2 Setting LVS00 and LVR00

# (1) Usage of LVS00 and LVR00

<R>

LVS00 and LVR00 are used to set the default value of TO00 output and to invert the timer output without enabling the timer operation (TMC003 and TMC002 = 00). Clear LVS00 and LVR00 to 00 (default value: low-level output) when software control is unnecessary.


LVS00	LVR00	Timer Output Status
0	0	Not changed (low-level output)
0	1	Cleared (low-level output)
1	0	Set (high-level output)
1	1	Setting prohibited

<R>

# (2) Setting LVS00 and LVR00

Set LVS00 and LVR00 using the following procedure.


#### Figure 7-53. Example of Flow for Setting LVS00 and LVR00 Bits



Caution Be sure to set LVS00 and LVR00 following steps <1>, <2>, and <3> above. Step <2> can be performed after <1> and before <3>.

<R>

#### Figure 7-54. Timing Example of LVR00 and LVS00



- <1> The TO00 output goes high when LVS00 and LVR00 = 10.
- <2> The TO00 output goes low when LVS00 and LVR00 = 01 (the pin output remains unchanged from the high level even if LVS00 and LVR00 are cleared to 00).
- <3> The timer starts operating when TMC003 and TMC002 are set to 01, 10, or 11. Because LVS00 and LVR00 were set to 10 before the operation was started, the TO00 output starts from the high level. After the timer starts operating, setting LVS00 and LVR00 is prohibited until TMC003 and TMC002 = 00 (disabling the timer operation).
- <4> The TO00 output level is inverted each time an interrupt signal (INTTM000) is generated.

# 7.6 Cautions for 16-Bit Timer/Event Counter 00

# (1) Restrictions for each channel of 16-bit timer/event counter 00

Table 7-3 shows the restrictions for each channel.


# Table 7-3. Restrictions for Each Channel of 16-Bit Timer/Event Counter 00

Operation	Restriction
As interval timer	_
As square wave output	
As external event counter	
As clear & start mode entered by TI000 pin valid edge input	Using timer output (TO00) is prohibited when detection of the valid edge of the TI010 pin is used. (TOC00 = 00H)
As free-running timer	_
As PPG output	$0000H \le CR010 < CR000 \le FFFFH$
As one-shot pulse output	Setting the same value to CR000 and CR010 is prohibited.
As pulse width measurement	Using timer output (TO00) is prohibited (TOC00 = 00H)

# (2) Timer start errors

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because counting TM00 is started asynchronously to the count pulse.

# Figure 7-55. Start Timing of TM00 Count



(3) Setting of CR000 and CR010 (clear & start mode entered upon a match between TM00 and CR000) Set a value other than 0000H to CR000 and CR010 (TM00 cannot count one pulse when it is used as an external event counter).

# (4) Timing of holding data by capture register

(a) When the valid edge is input to the TI000/TI010 pin and the reverse phase of the TI000 pin is detected while CR000/CR010 is read, CR010 performs a capture operation but the read value of CR000/CR010 is not guaranteed. At this time, an interrupt signal (INTTM000/INTTM010) is generated when the valid edge of the TI000/TI010 pin is detected (the interrupt signal is not generated when the reverse-phase edge of the TI000 pin is detected).

When the count value is captured because the valid edge of the TI000/TI010 pin was detected, read the value of CR000/CR010 after INTTM000/INTTM010 is generated.




Figure 7-56. Timing of Holding Data by Capture Register

(b) The values of CR000 and CR010 are not guaranteed after 16-bit timer/event counter 00 stops.

# (5) Setting valid edge

Set the valid edge of the TI000 pin while the timer operation is stopped (TMC003 and TMC002 = 00). Set the valid edge by using ES000 and ES001.

# (6) Re-triggering one-shot pulse

Make sure that the trigger is not generated while an active level is being output in the one-shot pulse output mode. Be sure to input the next trigger after the current active level is output.

# (7) Operation of OVF00 flag

# (a) Setting OVF00 flag (1)

The OVF00 flag is set to 1 in the following case, as well as when TM00 overflows.

Select the clear & start mode entered upon a match between TM00 and CR000.

Set CR000 to FFFFH.

 $\downarrow$ 

↓

When TM00 matches CR000 and TM00 is cleared from FFFFH to 0000H

Count pulse				1_
CR000	FFFFH			
ТМ00	FFFEH	Xfffh	<u>Х 0000н X 0001н X</u>	
OVF00				
INTTM000				

# Figure 7-57. Operation Timing of OVF00 Flag

# (b) Clearing OVF00 flag

Even if the OVF00 flag is cleared to 0 after TM00 overflows and before the next count clock is counted (before the value of TM00 becomes 0001H), it is set to 1 again and clearing is invalid.

# (8) One-shot pulse output

One-shot pulse output operates correctly in the free-running timer mode or the clear & start mode entered by the TI000 pin valid edge. The one-shot pulse cannot be output in the clear & start mode entered upon a match between TM00 and CR000.

# (9) Capture operation

# (a) When valid edge of TI000 is specified as count clock

When the valid edge of TI000 is specified as the count clock, the capture register for which TI000 is specified as a trigger does not operate correctly.

# (b) Pulse width to accurately capture value by signals input to TI010 and TI000 pins

To accurately capture the count value, the pulse input to the TI000 and TI010 pins as a capture trigger must be wider than two count clocks selected by PRM00 (see **Figure 7-7**).

# (c) Generation of interrupt signal

The capture operation is performed at the falling edge of the count clock but the interrupt signals (INTTM000 and INTTM010) are generated at the rising edge of the next count clock (see **Figure 7-7**).

# (d) Note when CRC001 (bit 1 of capture/compare control register 00 (CRC00)) is set to 1

When the count value of the TM00 register is captured to the CR000 register in the phase reverse to the signal input to the TI000 pin, the interrupt signal (INTTM000) is not generated after the count value is captured. If the valid edge is detected on the TI010 pin during this operation, the capture operation is not performed but the INTTM000 signal is generated as an external interrupt signal. Mask the INTTM000 signal when the external interrupt is not used.

# (10) Edge detection

# (a) Specifying valid edge after reset

If the operation of the 16-bit timer/event counter 00 is enabled after reset and while the TI000 or TI010 pin is at high level and when the rising edge or both the edges are specified as the valid edge of the TI000 or TI010 pin, then the high level of the TI000 or TI010 pin is detected as the rising edge. Note this when the TI000 or TI010 pin is pulled up. However, the rising edge is not detected when the operation is once stopped and then enabled again.

# (b) Sampling clock for eliminating noise

The sampling clock for eliminating noise differs depending on whether the valid edge of TI000 is used as the count clock or capture trigger. In the former case, the sampling clock is fixed to fPRs. In the latter, the count clock selected by PRM00 is used for sampling.

When the signal input to the TI000 pin is sampled and the valid level is detected two times in a row, the valid edge is detected. Therefore, noise having a short pulse width can be eliminated (see **Figure 7-7**).

# (11) Timer operation

The signal input to the TI000/TI010 pin is not acknowledged while the timer is stopped, regardless of the operation mode of the CPU.

Remark fPRs: Peripheral hardware clock frequency

# CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51

# 8.1 Functions of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 have the following functions.

- Interval timer
- External event counter
- Square-wave output
- PWM output


# 8.2 Configuration of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 include the following hardware.

# Table 8-1. Configuration of 8-Bit Timer/Event Counters 50 and 51

Item	Configuration
Timer register	8-bit timer counter 5n (TM5n)
Register	8-bit timer compare register 5n (CR5n)
Timer input	TI5n
Timer output	TO5n
Control registers	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) Port mode register 1 (PM1) or port mode register 3 (PM3) Port register 1 (P1) or port register 3 (P3)

Figures 8-1 and 8-2 show the block diagrams of 8-bit timer/event counters 50 and 51.




#### Figure 8-1. Block Diagram of 8-Bit Timer/Event Counter 50



<R>

Figure 8-2. Block Diagram of 8-Bit Timer/Event Counter 51



- Notes 1. Timer output F/F
  - 2. PWM output F/F

# (1) 8-bit timer counter 5n (TM5n)

TM5n is an 8-bit register that counts the count pulses and is read-only. The counter is incremented in synchronization with the rising edge of the count clock.

# Figure 8-3. Format of 8-Bit Timer Counter 5n (TM5n)

Address:	FF16H (TM	50), FF1FH	H (TM51)	After res	set: 00H	R		
Symbol	7	6	5	4	3	2	1	0
TM5n (n = 0, 1)								

In the following situations, the count value is cleared to 00H.

- <1> Reset signal generation
- <2> When TCE5n is cleared
- <3> When TM5n and CR5n match in the mode in which clear & start occurs upon a match of the TM5n and CR5n.

# (2) 8-bit timer compare register 5n (CR5n)

CR5n can be read and written by an 8-bit memory manipulation instruction.

Except in PWM mode, the value set in CR5n is constantly compared with the 8-bit timer counter 5n (TM5n) count value, and an interrupt request (INTTM5n) is generated if they match.

In the PWM mode, TO5n output becomes inactive when the values of TM5n and CR5n match, but no interrupt is generated.

The value of CR5n can be set within 00H to FFH.

Reset signal generation clears CR5n to 00H.

# Figure 8-4. Format of 8-Bit Timer Compare Register 5n (CR5n)

Address: FF17H (CR50), FF41H (CR51)				After res	set: 00H	R/W		
Symbol	7	6	5	4	3	2	1	0
CR5n								
(n = 0, 1)								

- Cautions 1. In the mode in which clear & start occurs on a match of TM5n and CR5n (TMC5n6 = 0), do not write other values to CR5n during operation.
  - 2. In PWM mode, make the CR5n rewrite period 3 count clocks of the count clock (clock selected by TCL5n) or more.

**Remark** n = 0, 1

# 8.3 Registers Controlling 8-Bit Timer/Event Counters 50 and 51

The following four registers are used to control 8-bit timer/event counters 50 and 51.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)
- Port mode register 1 (PM1) or port mode register 3 (PM3)
- Port register 1 (P1) or port register 3 (P3)

# (1) Timer clock selection register 5n (TCL5n)

This register sets the count clock of 8-bit timer/event counter 5n and the valid edge of the TI5n pin input. TCL5n can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears TCL5n to 00H.

**Remark** n = 0, 1

Address: FF	6AH After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
TCL50	0	0	0	0	0	TCL502	TCL501	TCL500

Figure 8-5. Format of Timer Clock Selection Register 50 (TCL50)

TCL502	TCL501	TCL500	Count clock selection <sup>Note 1</sup>					
				f <sub>PRS</sub> = 2 MHz	f <sub>PRS</sub> = 5 MHz	f <sub>PRS</sub> = 10 MHz	f <sub>PRS</sub> = 20 MHz	
0	0	0	TI50 pin falli	ng edge				
0	0	1	TI50 pin risir	ng edge				
0	1	0	fprs <sup>Note 2</sup>	2 MHz	5 MHz	10 MHz	20 MHz	
0	1	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz	
1	0	0	fprs/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz	
1	0	1	fprs/2 <sup>6</sup>	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz	
1	1	0	fprs/2 <sup>8</sup>	7.81 kHz	19.53 kHz	39.06 kHz	78.13 kHz	
1	1	1	fprs/2 <sup>13</sup>	0.24 kHz	0.61 kHz	1.22 kHz	2.44 kHz	

# <R> Notes 1. If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fxH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.

- Vdd = 4.0 to 5.5 V: fprs  $\leq 20~MHz$
- Vdd = 2.7 to 4.0 V: fprs  $\leq$  10 MHz
- VDD = 1.8 to 2.7 V: fPRs  $\leq$  5 MHz (Standard and (A) grade products only)

<R>

2. If the peripheral hardware clock (fPRS) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V ≤ VDD < 2.7 V, the setting of TCL502, TCL501, TCL500 = 0, 1, 0 (count clock: fPRS) is prohibited.</p>

# Cautions 1. When rewriting TCL50 to other data, stop the timer operation beforehand.

- 2. Be sure to clear bits 3 to 7 to "0".
- Remark fPRs: Peripheral hardware clock frequency

	Address: FI	-8CH After	reset: 00H	R/W					
	Symbol	7	6	5	4	3	2	1	0
	TCL51	0	0	0	0	0	TCL512	TCL511	TCL510
		TCL512	TCL511	TCL510		Coun	t clock selecti	on <sup>Note 1</sup>	
						fprs =	fprs =	fprs =	fprs =
						2 MHz	5 MHz	10 MHz	20 MHz
		0	0	0	TI51 pin falli	ing edge			
		0	0	1	TI51 pin risi	ng edge			
		0	1	0	fprs <sup>Note 2</sup>	2 MHz	5 MHz	10 MHz	20 MHz
		0	1	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz
		1	0	0	fprs/2 <sup>4</sup>	125 kHz	312.5 kHz	625 kHz	1.25 MHz
		1	0	1	fprs/2 <sup>6</sup>	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz
		1	1	0	fprs/2 <sup>8</sup>	7.81 kHz	19.53 kHz	39.06 kHz	78.13 kHz
		1	1	1	fprs/2 <sup>12</sup>	0.49 kHz	1.22 kHz	2.44 kHz	4.88 kHz
<r></r>	fr • • 2.  f =	PRS operating $V_{DD} = 4.0 \text{ to}$ $V_{DD} = 2.7 \text{ to}$ $V_{DD} = 1.8 \text{ to}$ the peripher	frequency v 5.5 V: fprs 5 4.0 V: fprs 5 2.7 V: fprs ral hardware	varies depen < 20 MHz < 10 MHz < 5 MHz (S < clock (fprs	nding on the tandard and ) operates o	supply volta (A) grade po n the interna	ige. roducts only al high-spee	) d oscillation	) (XSEL = 1), th clock (free) (XSE ount clock: frees)

# Figure 8-6. Format of Timer Clock Selection Register 51 (TCL51)

Cautions 1. When rewriting TCL51 to other data, stop the timer operation beforehand.

2. Be sure to clear bits 3 to 7 to "0".

Remark fPRs: Peripheral hardware clock frequency

# (2) 8-bit timer mode control register 5n (TMC5n)

TMC5n is a register that performs the following five types of settings.

- <1> 8-bit timer counter 5n (TM5n) count operation control
- <2> 8-bit timer counter 5n (TM5n) operating mode selection
- <3> Timer output F/F (flip flop) status setting
- <4> Active level selection in timer F/F control or PWM (free-running) mode.
- <5> Timer output control

TMC5n can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

# **Remark** n = 0, 1

# Figure 8-7. Format of 8-Bit Timer Mode Control Register 50 (TMC50)

Address: FF6BH After reset: 00H R/W<sup>Note</sup>

Symbol	<7>	6	5	4	<3>	<2>	1	<0>
TMC50	TCE50	TMC506	0	0	LVS50	LVR50	TMC501	TOE50

TCE50	TM50 count operation control
0	After clearing to 0, count operation disabled (counter stopped)
1	Count operation start

TMC506	TM50 operating mode selection
0	Mode in which clear & start occurs on a match between TM50 and CR50
1	PWM (free-running) mode

LVS50	LVR50	Timer output F/F status setting
0	0	No change
0	1	Timer output F/F clear (0) (default value of TO50 output: low level)
1	0	Timer output F/F set (1) (default value of TO50 output: high level)
1	1	Setting prohibited

TMC501	In other modes (TMC506 = 0)	In PWM mode (TMC506 = 1)		
	Timer F/F control	Active level selection		
0	Inversion operation disabled	Active-high		
1	Inversion operation enabled	Active-low		

TOE50	Timer output control					
0	Dutput disabled (TO50 output is low level)					
1	Output enabled					

Note Bits 2 and 3 are write-only.

(Cautions and Remarks are listed on the next page.)

# Figure 8-8. Format of 8-Bit Timer Mode Control Register 51 (TMC51)

Address: FF43H After reset: 00H			R/W <sup>Note</sup>					
Symbol	<7>	6	5	4	<3>	<2>	1	<0>
TMC51	TCE51	TMC516	0	0	LVS51	LVR51	TMC511	TOE51

TCE51	TM51 count operation control
0	After clearing to 0, count operation disabled (counter stopped)
1	Count operation start

TMC516	TM51 operating mode selection
0	Mode in which clear & start occurs on a match between TM51 and CR51
1	PWM (free-running) mode

LVS51	LVR51	Timer output F/F status setting
0	0	No change
0	1	Timer output F/F clear (0) (default value of TO51 output: low)
1	0	Timer output F/F set (1) (default value of TO51 output: high)
1	1	Setting prohibited

TMC511	In other modes (TMC516 = 0)	In PWM mode (TMC516 = 1)		
	Timer F/F control	Active level selection		
0	Inversion operation disabled	Active-high		
1	Inversion operation enabled	Active-low		

TOE51	Timer output control								
0	Output disabled (TO51 output is low level)								
1	Output enabled								

**Note** Bits 2 and 3 are write-only.

Cautions 1.	The	settings	of L	VS5n	and L	_VR5n	are	valid in	other	than	PWM	mode.
-------------	-----	----------	------	------	-------	-------	-----	----------	-------	------	-----	-------

- 2. Perform <1> to <4> below in the following order, not at the same time.
  - <1> Set TMC5n1, TMC5n6: Op
    - Operation mode setting
  - <2> Set TOE5n to enable output: Timer output enable
  - <3> Set LVS5n, LVR5n (see Caution 1): Timer F/F setting
  - <4> Set TCE5n
- 3. When TCE5n = 1, setting the other bits of TMC5n is prohibited.
- 4. The actual TO50/TI50/P17 and TO51/TI51/P33/INTP4 pin outputs are determined depending on PM17 and P17, and PM33 and P33, besides TO5n output.

**Remarks 1.** In PWM mode, PWM output is made inactive by clearing TCE5n to 0.

- 2. If LVS5n and LVR5n are read, the value is 0.
- **3.** The values of the TMC5n6, LVS5n, LVR5n, TMC5n1, and TOE5n bits are reflected in TO5n output regardless of the value of TCE5n.

**4.** n = 0, 1

<R>

<R>

# (3) Port mode registers 1 and 3 (PM1, PM3)

These registers set port 1 and 3 input/output in 1-bit units.

When using the P17/TO50/TI50 and P33/TO51/TI51/INTP4 pins for timer output, clear PM17 and PM33 and the output latches of P17 and P33 to 0.

When using the P17/TO50/TI50 and P33/TO51/TI51/INTP4 pins for timer input, set PM17 and PM33 to 1. The output latches of P17 and P33 at this time may be 0 or 1.

PM1 and PM3 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

# Figure 8-9. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)	
0	Output mode (output buffer on)	
1	1 Input mode (output buffer off)	

# Figure 8-10. Format of Port Mode Register 3 (PM3)

Address:	FF23H	After reset: FI	FH R/W					
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	PM33	PM32	PM31	PM30

PM3n	P3n pin I/O mode selection (n = 0 to 3)	
0	0 Output mode (output buffer on)	
1 Input mode (output buffer off)		

# 8.4 Operations of 8-Bit Timer/Event Counters 50 and 51

## 8.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that generates interrupt requests repeatedly at intervals of the count value preset to 8-bit timer compare register 5n (CR5n).

When the count value of 8-bit timer counter 5n (TM5n) matches the value set to CR5n, counting continues with the TM5n value cleared to 0 and an interrupt request signal (INTTM5n) is generated.

The count clock of TM5n can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n (TCL5n).

# Setting

- <1> Set the registers.
  - TCL5n: Select the count clock.
  - CR5n: Compare value
  - TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n and CR5n.

 $(TMC5n = 0000 \times \times 0B \times = Don't care)$ 


- <2> After TCE5n = 1 is set, the count operation starts.
- <3> If the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- <4> INTTM5n is generated repeatedly at the same interval.

Set TCE5n to 0 to stop the count operation.

# Caution Do not write other values to CR5n during operation.


**Remarks 1.** For how to enable the INTTM5n signal interrupt, see **CHAPTER 19 INTERRUPT FUNCTIONS**. **2.** n = 0, 1

#### Figure 8-11. Interval Timer Operation Timing (1/2)




N = 01H to FFH n = 0, 1

# Figure 8-11. Interval Timer Operation Timing (2/2)



# (c) When CR5n = FFH





#### 8.4.2 Operation as external event counter

The external event counter counts the number of external clock pulses to be input to the TI5n pin by 8-bit timer counter 5n (TM5n).

TM5n is incremented each time the valid edge specified by timer clock selection register 5n (TCL5n) is input. Either the rising or falling edge can be selected.

When the TM5n count value matches the value of 8-bit timer compare register 5n (CR5n), TM5n is cleared to 0 and an interrupt request signal (INTTM5n) is generated.

Whenever the TM5n value matches the value of CR5n, INTTM5n is generated.

# Setting

<1> Set each register.

- Set the port mode register (PM17 or PM33)<sup>Note</sup> to 1.
- TCL5n: Select TI5n pin input edge.
  - TI5n pin falling edge  $\rightarrow$  TCL5n = 00H
  - TI5n pin rising edge  $\rightarrow$  TCL5n = 01H
- CR5n: Compare value
- TMC5n: Stop the count operation, select the mode in which clear & start occurs on match of TM5n and CR5n, disable the timer F/F inversion operation, disable timer output. (TMC5n = 00000000B)
- <2> When TCE5n = 1 is set, the number of pulses input from the TI5n pin is counted.
- <3> When the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- <4> After these settings, INTTM5n is generated each time the values of TM5n and CR5n match.
- Note 8-bit timer/event counter 50: PM17 8-bit timer/event counter 51: PM33

**Remark** For how to enable the INTTM5n signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.

# Figure 8-12. External Event Counter Operation Timing (with Rising Edge Specified)

TI5n	Count start	
TM5n count value	Х оон Х о1н Х о2н Х о3н Х о4н Х о5н Х	<u>XN – 1X N X 00H X 01H X 02H X 03H X</u>
CR5n		N
INTTM5n		<u> </u>

**Remark** N = 00H to FFH n = 0, 1

## 8.4.3 Square-wave output operation

A square wave with any selected frequency is output at intervals determined by the value preset to 8-bit timer compare register 5n (CR5n).

The TO5n pin output status is inverted at intervals determined by the count value preset to CR5n by setting bit 0 (TOE5n) of 8-bit timer mode control register 5n (TMC5n) to 1. This enables a square wave with any selected frequency to be output (duty = 50%).

# Setting

<1> Set each register.

- Clear the port output latch (P17 or P33)<sup>Note</sup> and port mode register (PM17 or PM33)<sup>Note</sup> to 0.
- TCL5n: Select the count clock.
- CR5n: Compare value
- TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n and CR5n.

LVS5n	LVR5n	Timer Output F/F Status Setting
1	0	Timer output F/F clear (0) (default value of TO5n output: low level)
0	1	Timer output F/F set (1) (default value of TO5n output: high level)

Timer output enabled

(TMC5n = 00001011B or 00000111B)

- <2> After TCE5n = 1 is set, the count operation starts.
- <3> The timer output F/F is inverted by a match of TM5n and CR5n. After INTTM5n is generated, TM5n is cleared to 00H.
- <4> After these settings, the timer output F/F is inverted at the same interval and a square wave is output from TO5n.


The frequency is as follows.

- Frequency = 1/2t (N + 1)
   (N: 00H to FFH)
- Note 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33

# Caution Do not write other values to CR5n during operation.

**Remarks 1.** For how to enable the INTTM5n signal interrupt, see **CHAPTER 19 INTERRUPT FUNCTIONS**. **2.** n = 0, 1

# Figure 8-13. Square-Wave Output Operation Timing



Note The initial value of TO5n output can be set by bits 2 and 3 (LVR5n, LVS5n) of 8-bit timer mode control register 5n (TMC5n).

# 8.4.4 PWM output operation

8-bit timer/event counter 5n operates as a PWM output when bit 6 (TMC5n6) of 8-bit timer mode control register 5n (TMC5n) is set to 1.

The duty pulse determined by the value set to 8-bit timer compare register 5n (CR5n) is output from TO5n.

Set the active level width of the PWM pulse to CR5n; the active level can be selected with bit 1 (TMC5n1) of

# TMC5n.

The count clock can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n (TCL5n). PWM output can be enabled/disabled with bit 0 (TOE5n) of TMC5n.

# Caution In PWM mode, make the CR5n rewrite period 3 count clocks of the count clock (clock selected by TCL5n) or more.

**Remark** n = 0, 1

# (1) PWM output basic operation

# Setting

<1> Set each register.

- Clear the port output latch (P17 or P33)<sup>Note</sup> and port mode register (PM17 or PM33)<sup>Note</sup> to 0.
- TCL5n: Select the count clock.
- CR5n: Compare value
- TMC5n: Stop the count operation, select PWM mode.

The timer output F/F is not changed.

TMC5n1	Active Level Selection
0	Active-high
1	Active-low

Timer output enabled

(TMC5n = 01000001B or 01000011B)

- <2> The count operation starts when TCE5n = 1. Clear TCE5n to 0 to stop the count operation.
- Note 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33

# PWM output operation

- <1> PWM output (TO5n output) outputs an inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level is output. The active level is output until CR5n matches the count value of 8-bit timer counter 5n (TM5n).
- <3> After the CR5n matches the count value, the inactive level is output until an overflow occurs again.
- <4> Operations <2> and <3> are repeated until the count operation stops.
- <5> When the count operation is stopped with TCE5n = 0, PWM output becomes inactive. For details of timing, see **Figures 8-14** and **8-15**.


The cycle, active-level width, and duty are as follows.


- Cycle =  $2^{8}t$
- Active-level width = Nt
- Duty = N/2<sup>8</sup>
   (N = 00H to FFH)

**Remark** n = 0, 1





(a) Basic operation (active level = H)














# (2) Operation with CR5n changed

Figure 8-15. Timing of Operation with CR5n Changed

# (a) CR5n value is changed from N to M before clock rising edge of FFH $\rightarrow$ Value is transferred to CR5n at overflow immediately after change.








Caution When reading from CR5n between <1> and <2> in Figure 8-15, the value read differs from the actual value (read value: M, actual value of CR5n: N).

# 8.5 Cautions for 8-Bit Timer/Event Counters 50 and 51

# (1) Timer start error

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 8-bit timer counters 50 and 51 (TM50, TM51) are started asynchronously to the count clock.





**Remark** n = 0, 1

# CHAPTER 9 8-BIT TIMERS H0 AND H1

# 9.1 Functions of 8-Bit Timers H0 and H1

8-bit timers H0 and H1 have the following functions.

- Interval timer
- Square-wave output
- PWM output
- Carrier generator (8-bit timer H1 only)

# 9.2 Configuration of 8-Bit Timers H0 and H1

8-bit timers H0 and H1 include the following hardware.


Item	Configuration
Timer register	8-bit timer counter Hn
Registers	8-bit timer H compare register 0n (CMP0n) 8-bit timer H compare register 1n (CMP1n)
Timer output	TOHn, output controller
Control registers	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register 1 (TMCYC1) <sup>№te</sup> Port mode register 1 (PM1) Port register 1 (P1)

# Table 9-1. Configuration of 8-Bit Timers H0 and H1

Note 8-bit timer H1 only


**Remark** n = 0, 1

Figures 9-1 and 9-2 show the block diagrams.



CHAPTER 9 8-BIT TIMERS HO AND H1

# <R> Figure 9-1. Block Diagram of 8-Bit Timer H0



CHAPTER 9 8-BIT TIMERS HO AND H1

## (1) 8-bit timer H compare register 0n (CMP0n)

This register can be read or written by an 8-bit memory manipulation instruction. This register is used in all of the timer operation modes.

This register constantly compares the value set to CMP0n with the count value of the 8-bit timer counter Hn and, when the two values match, generates an interrupt request signal (INTTMHn) and inverts the output level of TOHn.

Rewrite the value of CMP0n while the timer is stopped (TMHEn = 0). A reset signal generation clears this register to 00H.

Address: FF18H (CMP00), FF1AH (CMP01) After reset: 00H

#### Figure 9-3. Format of 8-Bit Timer H Compare Register 0n (CMP0n)

R/W

# Caution CMP0n cannot be rewritten during timer count operation. CMP0n can be refreshed (the same value is written) during timer count operation.

### (2) 8-bit timer H compare register 1n (CMP1n)

This register can be read or written by an 8-bit memory manipulation instruction. This register is used in the PWM output mode and carrier generator mode.

In the PWM output mode, this register constantly compares the value set to CMP1n with the count value of the 8bit timer counter Hn and, when the two values match, inverts the output level of TOHn. No interrupt request signal is generated.

In the carrier generator mode, the CMP1n register always compares the value set to CMP1n with the count value of the 8-bit timer counter Hn and, when the two values match, generates an interrupt request signal (INTTMHn). At the same time, the count value is cleared.

CMP1n can be refreshed (the same value is written) and rewritten during timer count operation.

If the value of CMP1n is rewritten while the timer is operating, the new value is latched and transferred to CMP1n when the count value of the timer matches the old value of CMP1n, and then the value of CMP1n is changed to the new value. If matching of the count value and the CMP1n value and writing a value to CMP1n conflict, the value of CMP1n is not changed.

A reset signal generation clears this register to 00H.

#### Figure 9-4. Format of 8-Bit Timer H Compare Register 1n (CMP1n)

Address: FF19H (CMP10), FF1BH (CMP11) After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CMP1n								
(n = 0, 1) L								

Caution In the PWM output mode and carrier generator mode, be sure to set CMP1n when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to CMP1n).

**Remark** n = 0, 1

# 9.3 Registers Controlling 8-Bit Timers H0 and H1

The following four registers are used to control 8-bit timers H0 and H1.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register 1 (TMCYC1)<sup>Note</sup>
- Port mode register 1 (PM1)
- Port register 1 (P1)

Note 8-bit timer H1 only

# (1) 8-bit timer H mode register n (TMHMDn)

This register controls the mode of timer H.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Remark** n = 0, 1

#### Figure 9-5. Format of 8-Bit Timer H Mode Register 0 (TMHMD0)

Address: FF69H After reset: 00H R/W

	<7>	6	5	4	3	2	<1>	<0>
TMHMD0	TMHE0	CKS02	CKS01	CKS00	TMMD01	TMMD00	TOLEV0	TOEN0

TMHE0	Timer operation enable
0	Stops timer count operation (counter is cleared to 0)
1	Enables timer count operation (count operation started by inputting clock)

CKS02	CKS01	CKS00	Count clock selection <sup>Note 1</sup>						
				fprs = 2 MHz	fprs = 5 MHz	f <sub>PRS</sub> = 10 MHz	f <sub>PRS</sub> = 20 MHz		
0	0	0	fprs <sup>Note 2</sup>	2 MHz	5 MHz	10 MHz	20 MHz		
0	0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz		
0	1	0	fprs/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz		
0	1	1	fprs/2 <sup>6</sup>	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz		
1	0	0	fprs/2 <sup>10</sup>	1.95 kHz	4.88 kHz	9.77 kHz	19.54 kHz		
1	0	1	TM50 output <sup>Note 3</sup>						
Oth	Other than above			Setting prohibited					

TMMD01	TMMD00	Timer operation mode
0	0	Interval timer mode
1	0	PWM output mode
Other than above		Setting prohibited

TOLEV0	Timer output level control (in default mode)
0	Low level
1	High level

TOEN0	Timer output control			
0	Disables output			
1	Enables output			

<R> Notes 1. If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.

- VDD = 4.0 to 5.5 V: fPRs  $\leq$  20 MHz
- VDD = 2.7 to 4.0 V: fPRs  $\leq$  10 MHz
- VDD = 1.8 to 2.7 V: fPRs  $\leq$  5 MHz (Standard and (A) grade products only)

If the peripheral hardware clock (fPRS) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V ≤ VDD < 2.7 V, the setting of CKS02 = CKS01 = CKS00 = 0 (count clock: fPRS) is prohibited.</li>

- Note 3. Note the following points when selecting the TM50 output as the count clock.
  - Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0) Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).
  - PWM mode (TMC506 = 1)
     Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.
  - It is not necessary to enable (TOE50 = 1) TO50 output in any mode.
- Cautions 1. When TMHE0 = 1, setting the other bits of TMHMD0 is prohibited. However, TMHMD0 can be refreshed (the same value is written).
  - In the PWM output mode, be sure to set the 8-bit timer H compare register 10 (CMP10) when starting the timer count operation (TMHE0 = 1) after the timer count operation was stopped (TMHE0 = 0) (be sure to set again even if setting the same value to CMP10).
  - 3. The actual TOH0/P15 pin output is determined depending on PM15 and P15, besides TOH0 output.
- Remarks 1. fprs: Peripheral hardware clock frequency
  - TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50) TMC501: Bit 1 of TMC50

<R>

#### Figure 9-6. Format of 8-Bit Timer H Mode Register 1 (TMHMD1)

Address: FF6CH After reset: 00H R/W

	<7>	6	5	4	3	2	<1>	<0>
TMHMD1	TMHE1	CKS12	CKS11	CKS10	TMMD11	TMMD10	TOLEV1	TOEN1

TMHE1	Timer operation enable					
0	Stops timer count operation (counter is cleared to 0)					
1	Enables timer count operation (count operation started by inputting clock)					

CKS12	CKS11	CKS10	Count clock selection <sup>Note 1</sup>						
				f <sub>PRS</sub> = 2 MHz	fprs = 5 MHz	f <sub>PRS</sub> = 10 MHz	f <sub>PRS</sub> = 20 MHz		
0	0	0	fprs <sup>Note 2</sup>	2 MHz	5 MHz	10 MHz	20 MHz		
0	0	1	fprs/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz		
0	1	0	fprs/2 <sup>4</sup>	125 kHz	312.5 kHz	625 kHz	1.25 MHz		
0	1	1	fprs/2 <sup>6</sup>	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz		
1	0	0	fprs/2 <sup>12</sup>	0.49 kHz	1.22 kHz	2.44 kHz	4.88 kHz		
1	0	1	frl/2 <sup>7</sup>	1.88 kHz (TYP.)					
1	1	0	frl/2 <sup>9</sup>	0.47 kHz (TYP.)					
1	1	1	frl	240 kHz (TYP.)					

TMMD11	TMMD10	Timer operation mode
0	0	Interval timer mode
0	1	Carrier generator mode
1	0	PWM output mode
1	1	Setting prohibited

TOLEV1	Timer output level control (in default mode)
0	Low level
1	High level

TOEN1	Timer output control
0	Disables output
1	Enables output

**Notes 1.** If the peripheral hardware clock (fprs) operates on the high-speed system clock (fxH) (XSEL = 1), the fprs operating frequency varies depending on the supply voltage.

- VDD = 4.0 to 5.5 V: fPRs  $\leq 20$  MHz
- VDD = 2.7 to 4.0 V: fPRs  $\leq$  10 MHz
- $V_{DD} = 1.8$  to 2.7 V: fPRs  $\leq 5$  MHz (Standard and (A) grade products only)

2. If the peripheral hardware clock (fPRS) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V  $\leq$  VDD < 2.7 V, the setting of CKS12 = CKS11 = CKS10 = 0 (count clock: fPRS) is prohibited.

- Cautions 1. When TMHE1 = 1, setting the other bits of TMHMD1 is prohibited. However, TMHMD1 can be refreshed (the same value is written).
  - In the PWM output mode and carrier generator mode, be sure to set the 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).
  - 3. When the carrier generator mode is used, set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.
  - 4. The actual TOH1/INTP5/P16 pin output is determined depending on PM16 and P16, besides TOH1 output.

Remarks 1. fprs: Peripheral hardware clock frequency

2. fRL: Internal low-speed oscillation clock frequency

#### (2) 8-bit timer H carrier control register 1 (TMCYC1)

This register controls the remote control output and carrier pulse output status of 8-bit timer H1. This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

# Figure 9-7. Format of 8-Bit Timer H Carrier Control Register 1 (TMCYC1)

Address: FF6DH After reset: 00H R/WNote

2 7 6 5 4 3 1 <0> TMCYC1 0 0 0 0 0 RMC1 NRZB1 NRZ1

RMC1	NRZB1	Remote control output
0	0	Low-level output
0	1	High-level output at rising edge of INTTM51 signal input
1	0	Low-level output
1	1	Carrier pulse output at rising edge of INTTM51 signal input

NRZ1	Carrier pulse output status flag
0	Carrier output disabled status (low-level status)
	Carrier output enabled status (RMC1 = 1: Carrier pulse output, RMC1 = 0: High-level status)

Note Bit 0 is read-only.

Caution Do not rewrite RMC1 when TMHE = 1. However, TMCYC1 can be refreshed (the same value is written).

## (3) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P15/TOH0 and P16/TOH1/INTP5 pins for timer output, clear PM15 and PM16 and the output latches of P15 and P16 to 0.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

## Figure 9-8. Format of Port Mode Register 1 (PM1)

Address: FF21H		ter reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

# 9.4 Operation of 8-Bit Timers H0 and H1

#### 9.4.1 Operation as interval timer/square-wave output

When the 8-bit timer counter Hn and compare register 0n (CMP0n) match, an interrupt request signal (INTTMHn) is generated and the 8-bit timer counter Hn is cleared to 00H.

Compare register 1n (CMP1n) is not used in interval timer mode. Since a match of the 8-bit timer counter Hn and the CMP1n register is not detected even if the CMP1n register is set, timer output is not affected.


By setting bit 0 (TOENn) of timer H mode register n (TMHMDn) to 1, a square wave of any frequency (duty = 50%) is output from TOHn.

# Setting

<1> Set each register.

## Figure 9-9. Register Setting During Interval Timer/Square-Wave Output Operation


## (i) Setting timer H mode register n (TMHMDn)



#### (ii) CMP0n register setting

The interval time is as follows if N is set as a comparison value.

- Interval time = (N +1) / fCNT
- <2> Count operation starts when TMHEn = 1.
- <3> When the values of the 8-bit timer counter Hn and the CMP0n register match, the INTTMHn signal is generated and the 8-bit timer counter Hn is cleared to 00H.
- <4> Subsequently, the INTTMHn signal is generated at the same interval. To stop the count operation, clear TMHEn to 0.
- Remarks 1. For the setting of the output pin, see 9.3 (3) Port mode register 1 (PM1).
  - 2. For how to enable the INTTMHn signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.
  - **3.** n = 0, 1



# Figure 9-10. Timing of Interval Timer/Square-Wave Output Operation (1/2)

(a) Basic operation (Operation When  $01H \le CMP0n \le FEH$ )

- <1> The count operation is enabled by setting the TMHEn bit to 1. The count clock starts counting no more than 1 clock after the operation is enabled.
- <2> When the value of the 8-bit timer counter Hn matches the value of the CMP0n register, the value of the timer counter is cleared, and the level of the TOHn output is inverted. In addition, the INTTMHn signal is output at the rising edge of the count clock.
- <3> If the TMHEn bit is cleared to 0 while timer H is operating, the INTTMHn signal and TOHn output are set to the default level. If they are already at the default level before the TMHEn bit is cleared to 0, then that level is maintained.

 $01H \le N \le FEH$ 

**Remark** n = 0, 1




Figure 9-10. Timing of Interval Timer/Square-Wave Output Operation (2/2)

**Remark** n = 0, 1

#### 9.4.2 Operation as PWM output

In PWM output mode, a pulse with an arbitrary duty and arbitrary cycle can be output.

The 8-bit timer compare register 0n (CMP0n) controls the cycle of timer output (TOHn). Rewriting the CMP0n register during timer operation is prohibited.

The 8-bit timer compare register 1n (CMP1n) controls the duty of timer output (TOHn). Rewriting the CMP1n register during timer operation is possible.

The operation in PWM output mode is as follows.

<R>


PWM output (TOHn output) outputs an active level and 8-bit timer counter Hn is cleared to 0 when 8-bit timer counter Hn and the CMP0n register match after the timer count is started. PWM output (TOHn output) outputs an inactive level when 8-bit timer counter Hn and the CMP1n register match.

Setting

<1> Set each register.

#### Figure 9-11. Register Setting in PWM Output Mode

#### (i) Setting timer H mode register n (TMHMDn)



## (ii) Setting CMP0n register

• Compare value (N): Cycle setting

#### (iii) Setting CMP1n register

• Compare value (M): Duty setting

#### **Remarks 1.** n = 0, 1

**2.**  $00H \le CMP1n (M) < CMP0n (N) \le FFH$ 

<2> The count operation starts when TMHEn = 1.

<R>

<3> The CMP0n register is the compare register that is to be compared first after counter operation is enabled. When the values of 8-bit timer counter Hn and the CMP0n register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and an active level is output. At the same time, the compare register to be compared with 8-bit timer counter Hn is changed from the CMP0n register to the CMP1n register.


<R>

<4> When 8-bit timer counter Hn and the CMP1n register match, an inactive level is output and the compare register to be compared with 8-bit timer counter Hn is changed from the CMP1n register to the CMP0n register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.

- <5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
- <6> To stop the count operation, set TMHEn = 0. If the setting value of the CMP0n register is N, the setting value of the CMP1n register is M, and the count clock frequency is fcNT, the PWM pulse output cycle and duty are as follows.
  - PWM pulse output cycle = (N + 1) / fCNT
  - Duty = (M + 1) / (N + 1)
- Cautions 1. The set value of the CMP1n register can be changed while the timer counter is operating. However, this takes a duration of three operating clocks (signal selected by the CKSn2 to CKSn0 bits of the TMHMDn register) from when the value of the CMP1n register is changed until the value is transferred to the register.
  - Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMP1n register).
  - 3. Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are within the following range.

 $00H \le CMP1n (M) < CMP0n (N) \le FFH$ 

- Remarks 1. For the setting of the output pin, see 9.3 (3) Port mode register 1 (PM1).
  - 2. For details on how to enable the INTTMHn signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.
  - **3.** n = 0, 1



## Figure 9-12. Operation Timing in PWM Output Mode (1/4)

<R>

<R>

<R>

<R>


<1> The count operation is enabled by setting the TMHEn bit to 1. Start 8-bit timer counter Hn by masking one count clock to count up. At this time, PWM output outputs an inactive level.

<2> When the values of 8-bit timer counter Hn and the CMP0n register match, an active level is output. At this time, the value of 8-bit timer counter Hn is cleared, and the INTTMHn signal is output.

<3> When the values of 8-bit timer counter Hn and the CMP1n register match, an inactive level is output. At this time, the 8-bit counter value is not cleared and the INTTMHn signal is not output.

<4> Clearing the TMHEn bit to 0 during timer Hn operation sets the INTTMHn signal to the default and PWM output to an inactive level.

**Remark** n = 0, 1



## Figure 9-12. Operation Timing in PWM Output Mode (2/4)

User's Manual U17312EJ5V0UD






Figure 9-12. Operation Timing in PWM Output Mode (3/4)

**Remark** n = 0, 1



## Figure 9-12. Operation Timing in PWM Output Mode (4/4)



- <R> <1> The count operation is enabled by setting TMHEn = 1. Start 8-bit timer counter Hn by masking one count clock to count up. At this time, PWM output outputs an inactive level.
  - <2> The CMP1n register value can be changed during timer counter operation. This operation is asynchronous to the count clock.
- <R> <3> When the values of 8-bit timer counter Hn and the CMP0n register match, the value of 8-bit timer counter Hn is cleared, an active level is output, and the INTTMHn signal is output.
  - <4> If the CMP1n register value is changed, the value is latched and not transferred to the register. When the values of the 8-bit timer counter Hn and the CMP1n register before the change match, the value is transferred to the CMP1n register and the CMP1n register value is changed (<2>'). However, three count clocks or more are required from when the CMP1n register value is changed to when the value is transferred to the count clocks or more are required from when the CMP1n register value is changed to when

the value is transferred to the register. If a match signal is generated within three count clocks, the changed value cannot be transferred to the register.

- <R> <5> When the values of 8-bit timer counter Hn and the CMP1n register after the change match, an inactive level is output. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <R> <6> Clearing the TMHEn bit to 0 during timer Hn operation sets the INTTMHn signal to the default and PWM output to an inactive level.

**Remark** n = 0, 1

#### 9.4.3 Carrier generator operation (8-bit timer H1 only)

In the carrier generator mode, the 8-bit timer H1 is used to generate the carrier signal of an infrared remote controller, and the 8-bit timer/event counter 51 is used to generate an infrared remote control signal (time count).

The carrier clock generated by the 8-bit timer H1 is output in the cycle set by the 8-bit timer/event counter 51.

In carrier generator mode, the output of the 8-bit timer H1 carrier pulse is controlled by the 8-bit timer/event counter 51, and the carrier pulse is output from the TOH1 output.

#### (1) Carrier generation

In carrier generator mode, the 8-bit timer H compare register 01 (CMP01) generates a low-level width carrier pulse waveform and the 8-bit timer H compare register 11 (CMP11) generates a high-level width carrier pulse waveform.

Rewriting the CMP11 register during the 8-bit timer H1 operation is possible but rewriting the CMP01 register is prohibited.

## (2) Carrier output control

Carrier output is controlled by the interrupt request signal (INTTM51) of the 8-bit timer/event counter 51 and the NRZB1 and RMC1 bits of the 8-bit timer H carrier control register (TMCYC1). The relationship between the outputs is shown below.

RMC1 Bit	NRZB1 Bit	Output
0	0	Low-level output
0	1	High-level output at rising edge of INTTM51 signal input
1	0	Low-level output
1	1	Carrier pulse output at rising edge of INTTM51 signal input

To control the carrier pulse output during a count operation, the NRZ1 and NRZB1 bits of the TMCYC1 register have a master and slave bit configuration. The NRZ1 bit is read-only but the NRZB1 bit can be read and written. The INTTM51 signal is synchronized with the 8-bit timer H1 count clock and is output as the INTTM5H1 signal. The INTTM5H1 signal becomes the data transfer signal of the NRZ1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit. The timing for transfer from the NRZB1 bit to the NRZ1 bit is as shown below.





Figure 9-13. Transfer Timing

- <1> The INTTM51 signal is synchronized with the count clock of the 8-bit timer H1 and is output as the INTTM5H1 signal.
- <2> The value of the NRZB1 bit is transferred to the NRZ1 bit at the second clock from the rising edge of the INTTM5H1 signal.
- <3> Write the next value to the NRZB1 bit in the interrupt servicing program that has been started by the INTTM5H1 interrupt or after timing has been checked by polling the interrupt request flag. Write data to count the next time to the CR51 register.
- Cautions 1. Do not rewrite the NRZB1 bit again until at least the second clock after it has been rewritten, or else the transfer from the NRZB1 bit to the NRZ1 bit is not guaranteed.
  - 2. When the 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated at the timing of <1>. When the 8-bit timer/event counter 51 is used in a mode other than the carrier generator mode, the timing of the interrupt generation differs.
- <R> **Remark** INTTM5H1 is an internal signal and not an interrupt source.

# Setting

<R>

<1> Set each register.



## (ii) CMP01 register setting

· Compare value

## (iii) CMP11 register setting

Compare value

#### (iv) TMCYC1 register setting

- RMC1 = 1 ... Remote control output enable bit
- NRZB1 = 0/1 ... carrier output enable bit

## (v) TCL51 and TMC51 register setting

- See 8.3 Registers Controlling 8-Bit Timer/Event Counters 50 and 51.
- <2> When TMHE1 = 1, the 8-bit timer H1 starts counting.
- <3> When TCE51 of the 8-bit timer mode control register 51 (TMC51) is set to 1, the 8-bit timer/event counter 51 starts counting.
- <4> After the count operation is enabled, the first compare register to be compared is the CMP01 register. When the count value of the 8-bit timer counter H1 and the CMP01 register value match, the INTTMH1 signal is generated, the 8-bit timer counter H1 is cleared. At the same time, the compare register to be compared with the 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register.
- <5> When the count value of the 8-bit timer counter H1 and the CMP11 register value match, the INTTMH1 signal is generated, the 8-bit timer counter H1 is cleared. At the same time, the compare register to be compared with the 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register.
- <6> By performing procedures <4> and <5> repeatedly, a carrier clock is generated.
- <7> The INTTM51 signal is synchronized with count clock of the 8-bit timer H1 and output as the INTTM5H1 signal. The INTTM5H1 signal becomes the data transfer signal for the NRZB1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit.
- <8> Write the next value to the NRZB1 bit in the interrupt servicing program that has been started by the INTTM5H1 interrupt or after timing has been checked by polling the interrupt request flag. Write data to count the next time to the CR51 register.
- <9> When the NRZ1 bit is high level, a carrier clock is output by TOH1 output.

<10> By performing the procedures above, an arbitrary carrier clock is obtained. To stop the count operation, clear TMHE1 to 0.

If the setting value of the CMP01 register is N, the setting value of the CMP11 register is M, and the count clock frequency is f<sub>CNT</sub>, the carrier clock output cycle and duty are as follows.

- Carrier clock output cycle = (N + M + 2) / fcnt
- Duty = High-level width/carrier clock output width = (M + 1) / (N + M + 2)
- Cautions 1. Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).
  - 2. Set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.
  - 3. Set the values of the CMP01 and CMP11 registers in a range of 01H to FFH.
  - 4. The set value of the CMP11 register can be changed while the timer counter is operating. However, it takes the duration of three operating clocks (signal selected by the CKS12 to CKS10 bits of the TMHMD1 register) since the value of the CMP11 register has been changed until the value is transferred to the register.
  - 5. Be sure to set the RMC1 bit before the count operation is started.

Remarks 1. For the setting of the output pin, see 9.3 (3) Port mode register 1 (PM1).

2. For how to enable the INTTMH1 signal interrupt, see CHAPTER 19 INTERRUPT FUNCTIONS.





Figure 9-15. Carrier Generator Mode Operation Timing (1/3)

- <1> When TMHE1 = 0 and TCE51 = 0, the 8-bit timer counter H1 operation is stopped.
- <2> When TMHE1 = 1 is set, the 8-bit timer counter H1 starts a count operation. At that time, the carrier clock remains default.
- <3> When the count value of the 8-bit timer counter H1 matches the CMP01 register value, the first INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with the 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register. The 8-bit timer counter H1 is cleared to 00H.
- <4> When the count value of the 8-bit timer counter H1 matches the CMP11 register value, the INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with the 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register. The 8-bit timer counter H1 is cleared to 00H. By performing procedures <3> and <4> repeatedly, a carrier clock with duty fixed to 50% is generated.
- <5> When the INTTM51 signal is generated, it is synchronized with the 8-bit timer H1 count clock and is output as the INTTM5H1 signal.
- <6> The INTTM5H1 signal becomes the data transfer signal for the NRZB1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit.
- <7> When NRZ1 = 0 is set, the TOH1 output becomes low level.


**Remark** INTTM5H1 is an internal signal and not an interrupt source.



#### Figure 9-15. Carrier Generator Mode Operation Timing (2/3)

(b) Operation when CMP01 = N, CMP11 = M

- <1> When TMHE1 = 0 and TCE51 = 0, the 8-bit timer counter H1 operation is stopped.
- <2> When TMHE1 = 1 is set, the 8-bit timer counter H1 starts a count operation. At that time, the carrier clock remains default.
- <3> When the count value of the 8-bit timer counter H1 matches the CMP01 register value, the first INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with the 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register. The 8-bit timer counter H1 is cleared to 00H.
- <4> When the count value of the 8-bit timer counter H1 matches the CMP11 register value, the INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with the 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register. The 8-bit timer counter H1 is cleared to 00H. By performing procedures <3> and <4> repeatedly, a carrier clock with duty fixed to other than 50% is generated.
- <5> When the INTTM51 signal is generated, it is synchronized with the 8-bit timer H1 count clock and is output as the INTTM5H1 signal.
- <6> A carrier signal is output at the first rising edge of the carrier clock if NRZ1 is set to 1.
- <7> When NRZ1 = 0, the TOH1 output is held at the high level and is not changed to low level while the carrier clock is high level (from <6> and <7>, the high-level width of the carrier clock waveform is guaranteed).
- <R> Remark INTTM5H1 is an internal signal and not an interrupt source.



# Figure 9-15. Carrier Generator Mode Operation Timing (3/3)

- <1> When TMHE1 = 1 is set, the 8-bit timer H1 starts a count operation. At that time, the carrier clock remains default.
- <2> When the count value of the 8-bit timer counter H1 matches the value of the CMP01 register, the INTTMH1 signal is output, the carrier signal is inverted, and the timer counter is cleared to 00H. At the same time, the compare register whose value is to be compared with that of the 8-bit timer counter H1 is changed from the CMP01 register to the CMP11 register.
- <3> The CMP11 register is asynchronous to the count clock, and its value can be changed while the 8-bit timer H1 is operating. The new value (L) to which the value of the register is to be changed is latched. When the count value of the 8-bit timer counter H1 matches the value (M) of the CMP11 register before the change, the CMP11 register is changed (<3>').

However, it takes three count clocks or more since the value of the CMP11 register has been changed until the value is transferred to the register. Even if a match signal is generated before the duration of three count clocks elapses, the new value is not transferred to the register.

- <4> When the count value of 8-bit timer counter H1 matches the value (M) of the CMP1 register before the change, the INTTMH1 signal is output, the carrier signal is inverted, and the timer counter is cleared to 00H. At the same time, the compare register whose value is to be compared with that of the 8-bit timer counter H1 is changed from the CMP11 register to the CMP01 register.
- <5> The timing at which the count value of the 8-bit timer counter H1 and the CMP11 register value match again is indicated by the value after the change (L).

# CHAPTER 10 WATCH TIMER

# 10.1 Functions of Watch Timer

The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and the interval timer can be used simultaneously. Figure 10-1 shows the watch timer block diagram.




Figure 10-1. Block Diagram of Watch Timer

**Remark** fprs: Peripheral hardware clock frequency

- fsub: Subsystem clock frequency
- fw: Watch timer clock frequency (fprs/2<sup>7</sup> or fsub)
- fwx: fw or fw/2 $^{9}$

## (1) Watch timer

When the peripheral hardware clock or subsystem clock is used, interrupt request signals (INTWT) are generated at preset intervals.

Interrupt Time	When Operated at fsub = 32.768 kHz	When Operated at fprs = 2 MHz	When Operated at fPRS = 5 MHz	When Operated at fprs = 10 MHz	When Operated at fPRs = 20 MHz
2 <sup>4</sup> /fw	488 <i>µ</i> s	1.02 ms	410 <i>μ</i> s	205 <i>μ</i> s	102 <i>μ</i> s
2 <sup>5</sup> /fw	977 <i>μ</i> s	2.05 ms	819 <i>μ</i> s	410 <i>μ</i> s	205 μs
2 <sup>13</sup> /fw	0.25 s	0.52 s	0.210 s	0.105 s	52.5 ms
2 <sup>14</sup> /fw	0.5 s	1.05 s	0.419 s	0.210 s	0.105 s

Table 10-1. Watch Timer Interrupt Time

**Remark** fprs: Peripheral hardware clock frequency

fsub: Subsystem clock frequency

fw: Watch timer clock frequency ( $f_{PRS}/2^7$  or  $f_{SUB}$ )

## (2) Interval timer

Interrupt request signals (INTWTI) are generated at preset time intervals.

Interval Time	When Operated at fsub = 32.768 kHz	When Operated at fPRS = 2 MHz	When Operated at fPRS = 5 MHz	When Operated at fPRS = 10 MHz	When Operated at fPRS = 20 MHz
2 <sup>4</sup> /fw	488 <i>µ</i> s	1.02 ms	410 <i>µ</i> s	205 <i>µ</i> s	102 <i>µ</i> s
2⁵/fw	977 <i>μ</i> s	2.05 ms	820 <i>µ</i> s	410 <i>μ</i> s	205 μs
2 <sup>6</sup> /fw	1.95 ms	4.10 ms	1.64 ms	820 <i>µ</i> s	410 <i>μ</i> s
2 <sup>7</sup> /fw	3.91 ms	8.20 ms	3.28 ms	1.64 ms	820 <i>μ</i> s
2 <sup>8</sup> /fw	7.81 ms	16.4 ms	6.55 ms	3.28 ms	1.64 ms
2 <sup>9</sup> /fw	15.6 ms	32.8 ms	13.1 ms	6.55 ms	3.28 ms
2 <sup>10</sup> /fw	31.3 ms	65.5 ms	26.2 ms	13.1 ms	6.55 ms
2 <sup>11</sup> /fw	62.5 ms	131.1 ms	52.4 ms	26.2 ms	13.1 ms

## Table 10-2. Interval Timer Interval Time

Remark fPRs: Peripheral hardware clock frequency

fsub: Subsystem clock frequency

fw: Watch timer clock frequency ( $f_{PRS}/2^7$  or  $f_{SUB}$ )

# 10.2 Configuration of Watch Timer

The watch timer includes the following hardware.

Table 10-3.	Watch Tin	ner Configuration
-------------	-----------	-------------------

Item	Configuration
Counter	5 bits $\times$ 1
Prescaler	11 bits × 1
Control register	Watch timer operation mode register (WTM)

# 10.3 Register Controlling Watch Timer

The watch timer is controlled by the watch timer operation mode register (WTM).

# • Watch timer operation mode register (WTM)

This register sets the watch timer count clock, enables/disables operation, prescaler interval time, and 5-bit counter operation control.

WTM is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears WTM to 00H.

Symbol	7	6		5	4	3	1	2	<1>	<0>	
WTM	WTM7	WTM	16	WTM5	WTM4	WTM3	WT	<sup>-</sup> M2	WTM1	WTM0	
	WTM7	1	Watch timer count clock selection (fw) <sup>Note</sup>								
	VV I IVI7		four	= 32.768 kHz					f <sub>PRS</sub> = 20 MHz		
	0	fprs/2 <sup>7</sup>	ISUB	= 52.700 KHZ	15.625 kHz	39.062 k			5 kHz	156.25 kHz	
	1	fsub	32-	 768 kHz	15.025 KHZ	39.002 r		- 70.12		150.25 KHZ	
		1308	02.1								
	WTM6	WTM	15	WTM4	Prescaler interval time selection						
	0	0		0	2 <sup>4</sup> /fw						
	0	0		1	2⁵/fw						
	0	1		0	2 <sup>6</sup> /fw						
	0	1		1	2 <sup>7</sup> /fw						
	1	0		0	2 <sup>8</sup> /fw						
	1 0			1	2 <sup>9</sup> /fw						
	1	1		0	2 <sup>10</sup> /fw						
	1	1		1	2 <sup>11</sup> /fw						
	WTM3	WTM	12		Selection of watch timer interrupt time						
	0	0		2 <sup>14</sup> /fw							
	0	1		2 <sup>13</sup> /fw							
	1	0			2 <sup>5</sup> /fw						
	1	1	1 2 <sup>4</sup> /fw								
	WTM1				5-bit cou	nter operatio	n contr	ol			
	0	Clear a	fter o	peration stop	0 511 004		in conta	01			
	1	Start		poration otop							
	·	oluit									
	WTM0				Watch ti	mer operatio	n enabl	le			
	0	Operati	Operation stop (clear both prescaler and 5-bit counter)								
	1	Operati	ion ei	nable							
lote If the	e peripheral	hardwar	e clo	ock (fprs) op	erates on the	e high-spee	ed syst	em clo	ock (fхн) (	XSEL = 1), the	
<ul> <li>operating frequency varies depending on the supply voltage.</li> <li>V<sub>DD</sub> = 4.0 to 5.5 V: f<sub>PRS</sub> ≤ 20 MHz</li> </ul>											

## Figure 10-2. Format of Watch Timer Operation Mode Register (WTM)

• VDD = 1.8 to 2.7 V:  $f_{PRS} \le 5 \text{ MHz}$  (Standard and (A) grade products only)

# Caution Do not change the count clock and interval time (by setting bits 4 to 7 (WTM4 to WTM7) of WTM) during watch timer operation.

- **Remarks 1.** fw: Watch timer clock frequency (fprs/2<sup>7</sup> or fsub)
  - 2. fPRS: Peripheral hardware clock frequency
  - 3. fsub: Subsystem clock frequency

## **10.4 Watch Timer Operations**

#### 10.4.1 Watch timer operation

The watch timer generates an interrupt request signal (INTWT) at a specific time interval by using the peripheral hardware clock or subsystem clock.

When bit 0 (WTM0) and bit 1 (WTM1) of the watch timer operation mode register (WTM) are set to 1, the count operation starts. When these bits are cleared to 0, the 5-bit counter is cleared and the count operation stops.

When the interval timer is simultaneously operated, zero-second start can be achieved only for the watch timer by clearing WTM1 to 0. In this case, however, the 11-bit prescaler is not cleared. Therefore, an error up to  $2^9 \times 1/\text{fw}$  seconds occurs in the first overflow (INTWT) after zero-second start.

The interrupt request is generated at the following time intervals.

					-		
WTM3	WTM2	Interrupt Time	When Operated at	When Operated at	When Operated at	When Operated at	When Operated
		Selection	fsuв = 32.768 kHz	fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz
			(WTM7 = 1)	(WTM7 = 0)	(WTM7 = 0)	(WTM7 = 0)	(WTM7 = 0)
0	0	2 <sup>14</sup> /fw	0.5 s	1.05 s	0.419 s	0.210 s	0.105 s
0	1	2 <sup>13</sup> /fw	0.25 s	0.52 s	0.210 s	0.105 s	52.5 ms
1	0	2⁵/fw	977 <i>μ</i> s	2.05 ms	819 <i>µ</i> s	410 <i>µ</i> s	205 <i>µ</i> s

410 *u*s

205 *u*s

1.02 ms

Table 10-4. Watch Timer Interrupt Time

at

102 *u*s

**Remarks 1.** fw: Watch timer clock frequency (fprs/2<sup>7</sup> or fsub)

2. fPRS: Peripheral hardware clock frequency

488 *u*s

3. fsub: Subsystem clock frequency

#### 10.4.2 Interval timer operation

2⁴/fw

1

1

The watch timer operates as interval timer which generates interrupt request signals (INTWTI) repeatedly at an interval of the preset count value.

The interval time can be selected with bits 4 to 6 (WTM4 to WTM6) of the watch timer operation mode register (WTM).


When bit 0 (WTM0) of the WTM is set to 1, the count operation starts. When this bit is set to 0, the count operation stops.

WTM6	WTM5	WTM4	Interval Time	When Operated	When Operated	When Operated	When Operated	When Operated
VV 1 1010	VV TIVIS	VV I IVI4	intervar fille	at $f_{SUB} = 32.768$	at fees = 2 MHz	•	•	at febs = 20 MHz
				kHz (WTM7 = 1)	(WTM7 = 0)	(WTM7 = 0)	(WTM7 = 0)	(WTM7 = 0)
0	0	0	2 <sup>4</sup> /fw	488 <i>µ</i> s	1.02 ms	410 <i>μ</i> s	205 <i>µ</i> s	102 <i>μ</i> s
0	0	1	2⁵/fw	977 <i>μ</i> s	2.05 ms	820 <i>µ</i> s	410 <i>µ</i> s	205 <i>µ</i> s
0	1	0	2 <sup>6</sup> /fw	1.95 ms	4.10 ms	1.64 ms	820 <i>µ</i> s	410 <i>µ</i> s
0	1	1	2 <sup>7</sup> /fw	3.91 ms	8.20 ms	3.28 ms	1.64 ms	820 <i>µ</i> s
1	0	0	2 <sup>8</sup> /fw	7.81 ms	16.4 ms	6.55 ms	3.28 ms	1.64 ms
1	0	1	2 <sup>9</sup> /fw	15.6 ms	32.8 ms	13.1 ms	6.55 ms	3.28 ms
1	1	0	2 <sup>10</sup> /fw	31.3 ms	65.5 ms	26.2 ms	13.1 ms	6.55 ms
1	1	1	2 <sup>11</sup> /fw	62.5 ms	131.1 ms	52.4 ms	26.2 ms	13.1 ms


Table 10-5. Interval Timer Interval Time

**Remarks 1.** fw: Watch timer clock frequency (fPRs/2<sup>7</sup> or fsUB)

- 2. fprs: Peripheral hardware clock frequency
- **3.** fsub: Subsystem clock frequency



#### Figure 10-3. Operation Timing of Watch Timer/Interval Timer




# **10.5 Cautions for Watch Timer**

When operation of the watch timer and 5-bit counter is enabled by the watch timer mode control register (WTM) (by setting bits 0 (WTM0) and 1 (WTM1) of WTM to 1), the interval until the first interrupt request signal (INTWT) is generated after the register is set does not exactly match the specification made with bits 2 and 3 (WTM2, WTM3) of WTM. Subsequently, however, the INTWT signal is generated at the specified intervals.

# Figure 10-4. Example of Generation of Watch Timer Interrupt Request Signal (INTWT) (When Interrupt Period = 0.5 s)

It takes 0.515625 seconds for the first INTWT to be generated  $(2^9 \times 1/32768 = 0.015625 \text{ s longer})$ . INTWT is then generated every 0.5 seconds.



# CHAPTER 11 WATCHDOG TIMER

# 11.1 Functions of Watchdog Timer

The watchdog timer operates on the internal low-speed oscillation clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to WDTE
- If data is written to WDTE during a window close period
- If the instruction is fetched from an area not set by the IMS and IXS registers (detection of an invalid check while the CPU hangs up)
- If the CPU accesses an area that is not set by the IMS and IXS registers (excluding FB00H to FFFFH) by executing a read/write instruction (detection of an abnormal access during a CPU program loop)

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 22 RESET FUNCTION**.

# 11.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

## Table 11-1. Configuration of Watchdog Timer


Item	Configuration
Control register	Watchdog timer enable register (WDTE)

How the counter operation is controlled, overflow time, and window open period are set by the option byte.

Table 11-2.	Setting of O	ption Bytes and	Watchdog Timer
-------------	--------------	-----------------	----------------

Setting of Watchdog Timer	Option Byte (0080H)	
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)	
Controlling counter operation of watchdog timer	Bit 4 (WDTON)	
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)	

Remark For the option byte, see CHAPTER 25 OPTION BYTE.



## Figure 11-1. Block Diagram of Watchdog Timer

# 11.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

## (1) Watchdog timer enable register (WDTE)

Writing ACH to WDTE clears the watchdog timer counter and starts counting again. This register can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 9AH or 1AH<sup>Note</sup>.

## Figure 11-2. Format of Watchdog Timer Enable Register (WDTE)

Address:	FF99H	After reset: 9A	H/1AH <sup>Note</sup>	R/W				
Symbol	7	6	5	4	3	2	1	0
WDTE								

**Note** The WDTE reset value differs depending on the WDTON setting value of the option byte (0080H). To operate watchdog timer, set WDTON to 1.

WDTON Setting Value	WDTE Reset Value		
0 (watchdog timer count operation disabled)	1AH		
1 (watchdog timer count operation enabled)	9AH		

- Cautions 1. If a value other than ACH is written to WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.
  - 2. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.
  - 3. The value read from WDTE is 9AH/1AH (this differs from the written value (ACH)).

# **11.4 Operation of Watchdog Timer**

## 11.4.1 Controlling operation of watchdog timer

- 1. When the watchdog timer is used, its operation is specified by the option byte (0080H).
  - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (0080H) to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 25**).

WDTON	Operation Control of Watchdog Timer Counter/Illegal Access Detection	
0	Counter operation disabled (counting stopped after reset), illegal access detection operation disabled	
1	Counter operation enabled (counting started after reset), illegal access detection operation enabled	

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (0080H) (for details, see 11.4.2 and CHAPTER 25).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (0080H) (for details, see **11.4.3** and **CHAPTER 25**).
- 2. After a reset release, the watchdog timer starts counting.
- 3. By writing "ACH" to WDTE after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- 4. After that, write WDTE the second time or later after a reset release during the window open period. If WDTE is written during a window close period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to WDTE, an internal reset signal is generated. A internal reset signal is generated in the following cases.
  - If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
  - If data other than "ACH" is written to WDTE
  - If the instruction is fetched from an area not set by the IMS and IXS registers (detection of an invalid check during a CPU program loop)
  - If the CPU accesses an area not set by the IMS and IXS registers (excluding FB00H to FFFFH) by executing a read/write instruction (detection of an abnormal access during a CPU program loop)
- Cautions 1. The first writing to WDTE after a reset release clears the watchdog timer, if it is made before the overflow time regardless of the timing of the writing, and the watchdog timer starts counting again.
  - 2. If the watchdog timer is cleared by writing "ACH" to WDTE, the actual overflow time may be different from the overflow time set by the option byte by up to 2/f<sub>RL</sub> seconds.
  - 3. The watchdog timer can be cleared immediately before the count value overflows (FFFFH).

Cautions 4. The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (LSROSC) of the option byte.

	LSROSC = 0 (Internal Low-Speed Oscillator Can Be Stopped by Software)	LSROSC = 1 (Internal Low-Speed Oscillator Cannot Be Stopped)		
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.		
In STOP mode				

If LSROSC = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is not cleared to 0 but starts counting from the value at which it was stopped.

If oscillation of the internal low-speed oscillator is stopped by setting LSRSTOP (bit 1 of the internal oscillation mode register (RCM) = 1) when LSROSC = 0, the watchdog timer stops operating. At this time, the counter is not cleared to 0.

5. The watchdog timer continues its operation during self-programming and EEPROM<sup>™</sup> emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

## 11.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (0080H). If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to WDTE during the window open period before the overflow time.

The following overflow time is set.

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer
0	0	0	2 <sup>10</sup> /f <sub>RL</sub> (3.88 ms)
0	0	1	2 <sup>11</sup> /f <sub>RL</sub> (7.76 ms)
0	1	0	2 <sup>12</sup> /f <sub>RL</sub> (15.52 ms)
0	1	1	2 <sup>13</sup> /f <sub>RL</sub> (31.03 ms)
1	0	0	2 <sup>14</sup> /f <sub>RL</sub> (62.06 ms)
1	0	1	2 <sup>15</sup> /f <sub>RL</sub> (124.12 ms)
1	1	0	2 <sup>16</sup> /f <sub>RL</sub> (248.24 ms)
1	1	1	2 <sup>17</sup> /f <sub>RL</sub> (496.48 ms)

Table 11-3. Setting of Overflow Time of Watchdog Timer

Cautions 1. The combination of WDCS2 = WDCS1 = WDCS0 = 0 and WINDOW1 = WINDOW0 = 0 is prohibited.

2. The watchdog timer continues its operation during self-programming and EEPROM emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.


**Remarks 1.** fRL: Internal low-speed oscillation clock frequency

#### 11.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (0080H). The outline of the window is as follows.

- If "ACH" is written to WDTE during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to WDTE during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 25%



# Caution The first writing to WDTE after a reset release clears the watchdog timer, if it is made before the overflow time regardless of the timing of the writing, and the watchdog timer starts counting again.

The window open period to be set is as follows.

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer
0	0	25%
0	1	50%
1	0	75%
1	1	100%

Table 11-4. Setting Window Open Period of Watchdog Timer

- Cautions 1. The combination of WDCS2 = WDCS1 = WDCS0 = 0 and WINDOW1 = WINDOW0 = 0 is prohibited.
  - 2. The watchdog timer does not stop during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

**Remark** If the overflow time is set to  $2^{10}/f_{RL}$ , the window close time and open time are as follows.

			(when Z.	$7 \vee \leq \vee DD \leq 5.5 \vee j$		
	Setting of Window Open Period					
	25%	50%	75%	100%		
Window close time	0 to 3.56 ms	0 to 2.37 ms	0 to 1.19 ms	None		
Window open time	3.56 to 3.88 ms	2.37 to 3.88 ms	1.19 to 3.88 ms	0 to 3.88 ms		

(when 2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)


<When window open period is 25%>


- Overflow time:
  - $2^{10}$ /f<sub>RL</sub> (MAX.) =  $2^{10}$ /264 kHz (MAX.) = 3.88 ms
- Window close time:
  - 0 to 21^/frL (MIN.)  $\times$  (1 0.25) = 0 to 21/216 kHz (MIN.)  $\times$  0.75 = 0 to 3.56 ms
- Window open time:

 $2^{10}$ /f<sub>RL</sub> (MIN.) × (1 – 0.25) to  $2^{10}$ /f<sub>RL</sub> (MAX.) =  $2^{10}$ /216 kHz (MIN.) × 0.75 to  $2^{10}$ /264 kHz (MAX.) = 3.56 to 3.88 ms

# 12.1 Functions of Clock Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs. The clock selected with the clock output selection register (CKS) is output. Figure 12-1 shows the block diagram of clock output controller.





# 12.2 Configuration of Clock Output Controller

The clock output controller includes the following hardware.

Item Configuration	
Control registers	Clock output selection register (CKS)
	Port mode register 14 (PM14)
	Port register 14 (P14)

# 12.3 Registers Controlling Clock Output Controller

The following two registers are used to control the clock output controller.

- Clock output selection register (CKS)
- Port mode register 14 (PM14)

# (1) Clock output selection register (CKS)

This register sets output enable/disable for clock output (PCL), and sets the output clock. CKS is set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets CKS to 00H.

Address: FF40H After reset: 00H			R/W					
Symbol	7	6	5	<4>	3	2	1	0
CKS	0	0	0	CLOE	CCS3	CCS2	CCS1	CCS0

Figure 12-2.	Format of Clock	<b>Output Selection</b>	Register (CKS)

CLOE	PCL output enable/disable specification	
0	Clock division circuit operation stopped. PCL fixed to low level.	
1	Clock division circuit operation enabled. PCL output enabled.	

CCS3	CCS2	CCS1	CCS0		PCL output	clock selection	Note 1
					fsuв = 32.768 kHz	f <sub>PRS</sub> = 10 MHz	f <sub>PRS</sub> = 20 MHz
0	0	0	0	fprs <sup>Note 2</sup>	_	10 MHz	Setting prohibited <sup>Note 3</sup>
0	0	0	1	fprs/2		5 MHz	10 MHz
0	0	1	0	fprs/2 <sup>2</sup>		2.5 MHz	5 MHz
0	0	1	1	fprs/2 <sup>3</sup>		1.25 MHz	2.5 MHz
0	1	0	0	fprs/24		625 kHz	1.25 MHz
0	1	0	1	f <sub>PRS</sub> /2⁵		312.5 kHz	625 kHz
0	1	1	0	fprs/2 <sup>6</sup>		156.25 kHz	312.5 kHz
0	1	1	1	fprs/27		78.125 kHz	156.25 kHz
1	0	0	0	fsuв	32.768 kHz		_
	Other that	an above		Setting	prohibited		

# **Notes 1.** If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.

• VDD = 4.0 to 5.5 V: fPRs  $\leq$  20 MHz

<R>

- VDD = 2.7 to 4.0 V: fPRs  $\leq$  10 MHz
- V\_DD = 1.8 to 2.7 V: fPRs  $\leq$  5 MHz (Standard and (A) grade products only)
- 2. If the peripheral hardware clock (fPRs) operates on the internal high-speed oscillation clock (XSEL = 0) when 1.8 V  $\leq$  VDD < 2.7 V, setting CCS3 = CCS2 = CCS1 = CCS0 = 0 (output clock of PCL: fPRs) is prohibited.
- 3. The PCL output clock prohibits settings if they exceed 10 MHz.

# Caution Set CCS3 to CCS0 while the clock output operation is stopped (CLOE = 0).

#### Remarks 1. fprs: Peripheral hardware clock frequency


2. fsub: Subsystem clock frequency

# (2) Port mode register 14 (PM14)

This register sets port 14 input/output in 1-bit units.

When using the P140/INTP6/PCL pin for clock output, clear PM140 and the output latches of P140 to 0. PM14 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM14 to FFH.




PM140	P140 pin I/O mode selection	
0	Output mode (output buffer on)	
1	Input mode (output buffer off)	

# 12.4 Operations of Clock Output Controller

The clock pulse is output as the following procedure.

- <1> Select the clock pulse output frequency with bits 0 to 3 (CCS0 to CCS3) of the clock output selection register (CKS) (clock pulse output in disabled status).
- <2> Set bit 4 (CLOE) of CKS to 1 to enable clock output.
- **Remark** The clock output controller is designed not to output pulses with a small width during output enable/disable switching of the clock output. As shown in Figure 12-4, be sure to start output from the low period of the clock (marked with \* in the figure). When stopping output, do so after the high-level period of the clock.



# CHAPTER 13 A/D CONVERTER

# 13.1 Function of A/D Converter

The A/D converter converts an analog input signal into a digital value, and consists of up to eight channels (ANI0 to ANI7) with a resolution of 10 bits.

The A/D converter has the following function.

#### • 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANI0 to ANI7. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.




Figure 13-1. Block Diagram of A/D Converter

# 13.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

#### (1) ANI0 to ANI7 pins


These are the analog input pins of the 8-channel A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

# (2) Sample & hold circuit

The sample & hold circuit samples the input voltage of the analog input pin selected by the selector when A/D conversion is started, and holds the sampled voltage value during A/D conversion.

# (3) Series resistor string

The series resistor string is connected between AV<sub>REF</sub> and AV<sub>SS</sub>, and generates a voltage to be compared with the sampled voltage value.





#### (4) Voltage comparator

The voltage comparator compares the sampled voltage value and the output voltage of the series resistor string.

#### (5) Successive approximation register (SAR)

This register converts the result of comparison by the voltage comparator, starting from the most significant bit (MSB).

When the voltage value is converted into a digital value down to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register are transferred to the A/D conversion result register (ADCR).

# (6) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).

#### (7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

# Caution When data is read from ADCR and ADCRH, a wait cycle is generated. Do not read data from ADCR and ADCRH when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

# (8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD.

# (9) AVREF pin

This pin inputs an analog power/reference voltage to the A/D converter. Make this pin the same potential as the V<sub>DD</sub> pin when port 2 is used as a digital port.

The signal input to ANI0 to ANI7 is converted into a digital signal, based on the voltage applied across AVREF and AVss.

# (10) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the Vss pin even when the A/D converter is not used.

#### (11) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

# (12) A/D port configuration register (ADPC)

This register switches the ANI0/P20 to ANI7/P27 pins to analog input of A/D converter or digital I/O of port.

# (13) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

# (14) Port mode register 2 (PM2)

This register switches the ANI0/P20 to ANI7/P27 pins to input or output.

# 13.3 Registers Used in A/D Converter

The A/D converter uses the following six registers.


- A/D converter mode register (ADM)
- A/D port configuration register (ADPC)
- Analog input channel specification register (ADS)
- Port mode register 2 (PM2)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)

#### (1) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion. ADM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 13-3. Format of A/D Converter Mode Register (ADM)



ADCS	A/D conversion operation control	
0	Stops conversion operation	
1	Enables conversion operation	

ADCE	Comparator operation control <sup>Note 2</sup>	
0	Stops comparator operation	
1	Enables comparator operation	

<R>

- Notes 1. For details of FR2 to FR0, LV1, LV0, and A/D conversion, see Table 13-2 A/D Conversion Time Selection.
  - 2. The operation of the comparator is controlled by ADCS and ADCE, and it takes 1  $\mu$ s from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 1  $\mu$ s or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

Table 13-1.	Settings of	ADCS and ADCE
-------------	-------------	---------------


ADCS	ADCE	A/D Conversion Operation
0	0	Stop status (DC power consumption path does not exist)
0	1	Conversion waiting mode (comparator operation, only comparator consumes power)
1	0	Conversion mode (comparator operation stopped <sup>Note</sup> )
1	1	Conversion mode (comparator operation)

<R>

<R>

Note Ignore the first conversion data.

#### Figure 13-4. Timing Chart When Comparator Is Used



- **Note** To stabilize the internal circuit, the time from the rising of the ADCE bit to the falling of the ADCS bit must be 1  $\mu$ s or longer.
- Cautions 1. A/D conversion must be stopped before rewriting bits FR0 to FR2, LV1, and LV0 to values other than the identical data.
  - 2. If data is written to ADM, a wait cycle is generated. Do not write data to ADM when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

<R>

#### Table 13-2. A/D Conversion Time Selection

A/D C	A/D Converter Mode Register (ADM)					Conversion Time Selection			
FR2	FR1	FR0	LV1	LV0		fPRS = 2 MHz fPRS = 10 MHz fPRS = 20 MHz <sup>Note</sup>			
0	0	0	0	0	264/fprs	Setting prohibited	26.4 <i>µ</i> s	13.2 <i>µ</i> s <sup>Note</sup>	fprs/12
0	0	1	0	0	176/fprs		17.6 <i>µ</i> s	8.8 µs <sup>Note</sup>	fprs/8
0	1	0	0	0	132/fprs		13.2 <i>μ</i> s	6.6 <i>µ</i> s <sup>Note</sup>	fprs/6
0	1	1	0	0	88/fprs		8.8 μs <sup>Note</sup>	Setting prohibited	fprs/4
1	0	0	0	0	66/fprs	33.0 <i>µ</i> s	6.6 μs <sup>Note</sup>		fprs/3
1	0	1	0	0	44/f <sub>PRS</sub>	22.0 <i>µ</i> s	Setting prohibited		fprs/2
	Other than above				Setting prohibite	Setting prohibited			

(1) 2.7 V  $\leq$  AVREF  $\leq$  5.5 V


**Note** This can be set only when  $4.0 \text{ V} \le \text{AV}_{\text{REF}} \le 5.5 \text{ V}$ .

A/D C	A/D Converter Mode Register (ADM)				C	Conversion Clock		
FR2	FR1	FR0	LV1	LV0		fprs = 2 MHz	fprs = 5 MHz	(fad)
0	0	0	0	1	480/fprs	Setting prohibited	Setting prohibited	fprs/12
0	0	1	0	1	320/fprs		64.0 <i>μ</i> s	fprs/8
0	1	0	0	1	240/fprs		48.0 <i>μ</i> s	fprs/6
0	1	1	0	1	160/fprs		32.0 <i>µ</i> s	fprs/4
1	0	0	0	1	120/fprs	60.0 <i>μ</i> s	Setting prohibited	fprs/3
1	0	1	0	1	80/fprs	Setting prohibited	fprs/2	
	Other than above				Setting prohibited			

(2)  $2.3 V \le AV_{REF} < 2.7 V$ 

Cautions 1. Set the conversion times with the following conditions.

- 4.0 V  $\leq$  AV<sub>REF</sub>  $\leq$  5.5 V: fad = 0.6 to 3.6 MHz
- 2.7 V  $\leq$  AV<sub>REF</sub> < 4.0 V: fad = 0.6 to 1.8 MHz
- 2.3 V  $\leq$  AVREF < 2.7 V: fad = 0.6 to 1.48 MHz
- 2. When rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.
- 3. Change LV1 and LV0 from the default value, when 2.3 V  $\leq$  AV<sub>REF</sub> < 2.7 V.
- 4. The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.







Figure 13-5. A/D Converter Sampling and A/D Conversion Timing

Note For details of wait period, see CHAPTER 35 CAUTIONS FOR WAIT.

#### (2) 10-bit A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result. The lower 6 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register. The higher 8 bits of the conversion result are stored in FF09H and the lower 2 bits are stored in the higher 2 bits of FF08H. ADCR can be read by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000H.





- Cautions 1. When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.
  - 2. If data is read from ADCR, a wait cycle is generated. Do not read data from ADCR when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

#### (3) 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored.

ADCRH can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 13-7. Format of 8-Bit A/D Conversion Result Register (ADCRH)

Address:	FF09H	After reset:	00H R					
Symbol	7	6	5	4	3	2	1	0
ADCRH								

- Cautions 1. When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.
  - 2. If data is read from ADCRH, a wait cycle is generated. Do not read data from ADCRH when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

# (4) Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted. ADS can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Address:	FF29H	After re	set: 00H	R/W				
Symbol	7	6	5	4	3	2	1	0
ADS	0	0	0	0	0	ADS2	ADS1	ADS0
						-		
	ADS2	ADS1	ADS0	An	alog input	t channel	specificati	ion
	0	0	0	ANI0				
	0	0	1	ANI1				
	0	1	0	ANI2				
	0	1	1	ANI3				
	1	0	0	ANI4				
	1	0	1	ANI5				
	1	1	0	ANI6				
	1	1	1	ANI7				

Figure 13-8. Format of Analog Input Channel Specification Register (ADS)

Cautions 1. Be sure to clear bits 3 to 7 to "0".

- 2 Set a channel to be used for A/D conversion in the input mode by using port mode register 2 (PM2).
- 3. If data is written to ADS, a wait cycle is generated. Do not write data to ADS when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

# (5) A/D port configuration register (ADPC)

This register switches the ANI0/P20 to ANI7/P27 pins to analog input of A/D converter or digital I/O of port. ADPC can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Address:	FF2FH	After reset: 0	0H R/W									
Symbol	7	6	5	4	;	3	:	2		1	(	)
ADPC	0	0	0	0	AD	PC3	AD	PC2	AD	PC1	ADI	PC0
	ADPC3	ADPC2	ADPC1	ADPC0	A	nalog	input (	(A)/dig	ital I/C	) (D) sv	witchin	g
					ANI7/ P27	ANI6/ P26	ANI5/ P25	ANI4/ P24	ANI3/ P23	ANI2/ P22	ANI1/ P21	ANI0/ P20
	0	0	0	0	А	А	А	А	Α	А	А	А
	0	0	0	1	А	Α	А	А	Α	А	А	D
	0	0	1	0	А	Α	А	А	Α	А	D	D
	0	0	1	1	Α	Α	А	А	Α	D	D	D
	0	1	0	0	Α	Α	А	А	D	D	D	D
	0	1	0	1	Α	Α	А	D	D	D	D	D
	0	1	1	0	Α	Α	D	D	D	D	D	D
	0	1	1	1	А	D	D	D	D	D	D	D
	1	0	0	0	D	D	D	D	D	D	D	D
		Other that	an above		Setti	ng pro	hibitec	1				

# Figure 13-9. Format of A/D Port Configuration Register (ADPC)

- Cautions 1. Set a channel to be used for A/D conversion in the input mode by using port mode register 2 (PM2).
  - 2. If data is written to ADPC, a wait cycle is generated. Do not write data to ADPC when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

# (6) Port mode register 2 (PM2)


When using the ANI0/P20 to ANI7/P27 pins for analog input port, set PM20 to PM27 to 1. The output latches of P20 to P27 at this time may be 0 or 1.

If PM20 to PM27 are set to 0, they cannot be used as analog input port pins.

PM2 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

#### Figure 13-10. Format of Port Mode Register 2 (PM2)



PM2n	P2n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

ANI0/P20 to ANI7/P27 pins are as shown below depending on the settings of ADPC, ADS, and PM2.

ADPC	PM2	ADS	ANI0/P20 to ANI7/P27 Pin
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	
Digital I/O selection	Input mode	_	Digital input
	Output mode	-	Digital output

Table 13-3. Setting Functions of ANI0/P20 to ANI7/P27 Pins

# 13.4 A/D Converter Operations

#### 13.4.1 Basic operations of A/D converter

- <1> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1 to start the operation of the comparator.
- <2> Set channels for A/D conversion to analog input by using the A/D port configuration register (ADPC) and set to input mode by using port mode register 2 (PM2).
- <3> Set A/D conversion time by using bits 5 to 1 (FR2 to FR0, LV1, and LV0) of ADM.
- <4> Select one channel for A/D conversion using the analog input channel specification register (ADS).
- <5> Start the conversion operation by setting bit 7 (ADCS) of ADM to 1. (<6> to <12> are operations performed by hardware.)
- <6> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <7> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <8> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AVREF by the tap selector.
- <9> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB of SAR remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB is reset to 0.
- <10> Next, bit 8 of SAR is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
  - Bit 9 = 1: (3/4) AVREF
  - Bit 9 = 0: (1/4) AVREF

The voltage tap and sampled voltage are compared and bit 8 of SAR is manipulated as follows.

- Analog input voltage  $\geq$  Voltage tap: Bit 8 = 1
- Analog input voltage < Voltage tap: Bit 8 = 0
- <11> Comparison is continued in this way up to bit 0 of SAR.
- <12> Upon completion of the comparison of 10 bits, an effective digital result value remains in SAR, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched.

At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.

<13> Repeat steps <6> to <12>, until ADCS is cleared to 0.


To stop the A/D converter, clear ADCS to 0.

To restart A/D conversion from the status of ADCE = 1, start from <5>. To start A/D conversion again when ADCE = 0, set ADCE to 1, wait for 1  $\mu$ s or longer, and start <5>. To change a channel of A/D conversion, start from <4>.

# Caution Make sure the period of <1> to <5> is 1 $\mu$ s or more.

- **Remark** Two types of A/D conversion result registers are available.
  - ADCR (16 bits): Store 10-bit A/D conversion value
  - ADCRH (8 bits): Store 8-bit A/D conversion value

#### Figure 13-11. Basic Operation of A/D Converter



A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to the analog input channel specification register (ADS) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

#### 13.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

SAR = INT 
$$(\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5)$$
  
ADCR = SAR × 64


or


$$(\frac{\text{ADCR}}{64} - 0.5) \times \frac{\text{AV}_{\text{REF}}}{1024} \le V_{\text{AIN}} < (\frac{\text{ADCR}}{64} + 0.5) \times \frac{\text{AV}_{\text{REF}}}{1024}$$

where, INT(): Function which returns integer part of value in parentheses

- VAIN: Analog input voltage
- AVREF: AVREF pin voltage
- ADCR: A/D conversion result register (ADCR) value
- SAR: Successive approximation register

Figure 13-12 shows the relationship between the analog input voltage and the A/D conversion result.





# 13.4.3 A/D converter operation mode

The operation mode of the A/D converter is the select mode. One channel of analog input is selected from ANI0 to ANI7 by the analog input channel specification register (ADS) and A/D conversion is executed.


# (1) A/D conversion operation

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.

When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. When one A/D conversion has been completed, the next A/D conversion operation is immediately started.

If ADS is rewritten during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning.

If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result immediately before is retained.



# Figure 13-13. A/D Conversion Operation

**Remarks 1.** n = 0 to 7 **2.** m = 0 to 7 The setting methods are described below.

- <1> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
- <2> Set the channel to be used in the analog input mode by using bits 3 to 0 (ADPC3 to ADPC0) of the A/D port configuration register (ADPC) and bits 7 to 0 (PM27 to PM20) of port mode register 2 (PM2).
- <3> Select conversion time by using bits 5 to 1 (FR2 to FR0, LV1, and LV0) of ADM.
- <4> Select a channel to be used by using bits 2 to 0 (ADS2 to ADS0) of the analog input channel specification register (ADS).
- <5> Set bit 7 (ADCS) of ADM to 1 to start A/D conversion.
- <6> When one A/D conversion has been completed, an interrupt request signal (INTAD) is generated.
- <7> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).

#### <Change the channel>

- <8> Change the channel using bits 2 to 0 (ADS2 to ADS0) of ADS to start A/D conversion.
- <9> When one A/D conversion has been completed, an interrupt request signal (INTAD) is generated.
- <10> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).
- <Complete A/D conversion>
  - <11> Clear ADCS to 0.
  - <12> Clear ADCE to 0.

Cautions 1. Make sure the period of <1> to <5> is 1  $\mu$ s or more.

- 2. <1> may be done between <2> and <4>.
- 3. <1> can be omitted. However, ignore data of the first conversion after <5> in this case.
- 4. The period from <6> to <9> differs from the conversion time set using bits 5 to 1 (FR2 to FR0, LV1, LV0) of ADM. The period from <8> to <9> is the conversion time set using FR2 to FR0, LV1, and LV0.

# 13.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

#### (1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

#### (2) Overall error


This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

#### (3) Quantization error

When analog values are converted to digital values, a ±1/2LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of ±1/2LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.





Quantization error

AVREF

1/2LSB

#### (4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....001 to 0.....010.

# (5) Full-scale error


This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale -3/2LSB) when the digital output changes from 1.....110 to 1.....111.

#### (6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.


# (7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.



#### Figure 13-16. Zero-Scale Error

Figure 13-18. Integral Linearity Error









Figure 13-19. Differential Linearity Error



#### (8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

#### (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

Sampling		
time	Conversion time	

# 13.6 Cautions for A/D Converter

#### (1) Operating current in STOP mode

The A/D converter stops operating in the STOP mode. At this time, the operating current can be reduced by clearing bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0.

To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1L (IF1L) to 0 and start operation.

#### (2) Input range of ANI0 to ANI7

Observe the rated range of the ANI0 to ANI7 input voltage. If a voltage of AV<sub>REF</sub> or higher and AV<sub>ss</sub> or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

# (3) Conflicting operations

<1> Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR or ADCRH read by instruction upon the end of conversion ADCR or ADCRH read has priority. After the read operation, the new conversion result is written to ADCR

ADCR or ADCRH read has priority. After the read operation, the new conversion result is written to ADCR or ADCRH.

<2> Conflict between ADCR or ADCRH write and A/D converter mode register (ADM) write, analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion


ADM, ADS, or ADPC write has priority. ADCR or ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

# (4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREF pin and pins ANI0 to ANI7.

- <1> Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply.
- <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external C as shown in Figure 13-20 is recommended.
- <3> Do not switch these pins with other pins during conversion.
- <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.

#### Figure 13-20. Analog Input Pin Connection



#### (5) ANI0/P20 to ANI7/P27

- <1> The analog input pins (ANI0 to ANI7) are also used as I/O port pins (P20 to P27). When A/D conversion is performed with any of ANI0 to ANI7 selected, do not access P20 to P27 while
  - conversion is in progress; otherwise the conversion resolution may be degraded. It is recommended to select pins used as P20 to P27 starting with the ANI0/P20 that is the furthest from AVREF.
- <2> If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.

#### (6) Input impedance of ANI0 to ANI7 pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.

To make sure that sampling is effective, however, it is recommended to keep the output impedance of the analog input source to within 10 k $\Omega$ , and to connect a capacitor of about 100 pF to the ANI0 to ANI7 pins (see **Figure 13-20**).

# (7) AVREF pin input impedance

A series resistor string of several tens of  $k\Omega$  is connected between the AV<sub>REF</sub> and AV<sub>SS</sub> pins.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AVREF and AVss pins, resulting in a large reference voltage error.

#### (8) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.




Figure 13-21. Timing of A/D Conversion End Interrupt Request Generation

**Remarks 1.** n = 0 to 7 **2.** m = 0 to 7

#### (9) Conversion results just after A/D conversion start

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1  $\mu$ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

#### (10) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using a timing other than the above may cause an incorrect conversion result to be read.

# (11) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

# Figure 13-22. Internal Equivalent Circuit of ANIn Pin




Table 13-4. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREF	R1	C1	C2
$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	8.1 kΩ	8 pF	5 pF
$2.7~V \leq AV_{\text{REF}} < 4.0~V$	31 kΩ	8 pF	5 pF
$2.3~V \leq AV_{\text{REF}} < 2.7~V$	381 kΩ	8 pF	5 pF

**Remarks 1.** The resistance and capacitance values shown in Table 13-4 are not guaranteed values. **2.** n = 0 to 7

# CHAPTER 14 SERIAL INTERFACE UARTO

# 14.1 Functions of Serial Interface UART0

Serial interface UART0 has the following two modes.

#### (1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 14.4.1 Operation stop mode.

#### (2) Asynchronous serial interface (UART) mode

The functions of this mode are outlined below.

For details, see 14.4.2 Asynchronous serial interface (UART) mode and 14.4.3 Dedicated baud rate generator.


- Maximum transfer rate: 625 kbps
- Two-pin configuration TxD0: Transmit data output pin RxD0: Receive data input pin
- Length of communication data can be selected from 7 or 8 bits.
- Dedicated on-chip 5-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently (full-duplex operation).
- Fixed to LSB-first communication
- Cautions 1. If clock supply to serial interface UART0 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART0 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD0 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER0 = 0, RXE0 = 0, and TXE0 = 0.
  - 2. Set POWER0 = 1 and then set TXE0 = 1 (transmission) or RXE0 = 1 (reception) to start communication.
  - 3. TXE0 and RXE0 are synchronized by the base clock (fxcLK0) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.
  - 4. Set transmit data to TXS0 at least one base clock (fxcLK0) after setting TXE0 = 1.

# 14.2 Configuration of Serial Interface UART0

Serial interface UART0 includes the following hardware.

Item	Configuration
Registers	Receive buffer register 0 (RXB0) Receive shift register 0 (RXS0) Transmit shift register 0 (TXS0)
Control registers	Asynchronous serial interface operation mode register 0 (ASIM0) Asynchronous serial interface reception error status register 0 (ASIS0) Baud rate generator control register 0 (BRGC0) Port mode register 1 (PM1) Port register 1 (P1)

# Table 14-1. Configuration of Serial Interface UART0



# <R> Figure 14-1. Block Diagram of Serial Interface UART0

319

# (1) Receive buffer register 0 (RXB0)

This 8-bit register stores parallel data converted by receive shift register 0 (RXS0).

Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift register 0 (RXS0).

If the data length is set to 7 bits the receive data is transferred to bits 0 to 6 of RXB0 and the MSB of RXB0 is always 0.

If an overrun error (OVE0) occurs, the receive data is not transferred to RXB0.

RXB0 can be read by an 8-bit memory manipulation instruction. No data can be written to this register. Reset signal generation and POWER0 = 0 set this register to FFH.

# (2) Receive shift register 0 (RXS0)

This register converts the serial data input to the RxD0 pin into parallel data. RXS0 cannot be directly manipulated by a program.

# (3) Transmit shift register 0 (TXS0)

This register is used to set transmit data. Transmission is started when data is written to TXS0, and serial data is transmitted from the TxD0 pins.

TXS0 can be written by an 8-bit memory manipulation instruction. This register cannot be read. Reset signal generation, POWER0 = 0, and TXE0 = 0 set this register to FFH.

# Cautions 1. Set transmit data to TXS0 at least one base clock (fxcLK0) after setting TXE0 = 1.

2. Do not write the next transmit data to TXS0 before the transmission completion interrupt signal (INTST0) is generated.

# 14.3 Registers Controlling Serial Interface UART0

Serial interface UART0 is controlled by the following five registers.

- Asynchronous serial interface operation mode register 0 (ASIM0)
- Asynchronous serial interface reception error status register 0 (ASIS0)
- Baud rate generator control register 0 (BRGC0)
- Port mode register 1 (PM1)
- Port register 1 (P1)
- (1) Asynchronous serial interface operation mode register 0 (ASIM0)

This 8-bit register controls the serial communication operations of serial interface UART0. This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 01H.

# Figure 14-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (1/2)

Address: FF70H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM0	POWER0	TXE0	RXE0	PS01	PS00	CL0	SL0	1

POWER0	Enables/disables operation of internal operation clock
0 <sup>Note 1</sup>	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit <sup>Note 2</sup> .
1	Enables operation of the internal operation clock.

TXE0	Enables/disables transmission						
0	sables transmission (synchronously resets the transmission circuit).						
1	Enables transmission.						

RXE0	Enables/disables reception					
0	sables reception (synchronously resets the reception circuit).					
1	Enables reception.					

**Notes 1.** The input from the RxD0 pin is fixed to high level when POWER0 = 0.

2. Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0), and receive buffer register 0 (RXB0) are reset.

PS01	PS00	Transmission operation	Reception operation		
0	0	Does not output parity bit.	Reception without parity		
0	1	Outputs 0 parity.	Reception as 0 parity <sup>Note</sup>		
1	0	Outputs odd parity.	Judges as odd parity.		
1 1 Outputs e		Outputs even parity.	Judges as even parity.		

#### Figure 14-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (2/2)

CL0	Specifies character length of transmit/receive data						
0	haracter length of data = 7 bits						
1	Character length of data = 8 bits						

SL0	Specifies number of stop bits of transmit data
0	Number of stop bits = 1
1	Number of stop bits = 2

- **Note** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE0) of asynchronous serial interface reception error status register 0 (ASIS0) is not set and the error interrupt does not occur.
- Cautions 1. To start the transmission, set POWER0 to 1 and then set TXE0 to 1. To stop the transmission, clear TXE0 to 0, and then clear POWER0 to 0.
  - 2. To start the reception, set POWER0 to 1 and then set RXE0 to 1. To stop the reception, clear RXE0 to 0, and then clear POWER0 to 0.
  - 3. Set POWER0 to 1 and then set RXE0 to 1 while a high level is input to the RxD0 pin. If POWER0 is set to 1 and RXE0 is set to 1 while a low level is input, reception is started.
  - 4. TXE0 and RXE0 are synchronized by the base clock (fxcLK0) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.
  - 5. Set transmit data to TXS0 at least one base clock (fxcLK0) after setting TXE0 = 1.
  - 6. Clear the TXE0 and RXE0 bits to 0 before rewriting the PS01, PS00, and CL0 bits.
  - 7. Make sure that TXE0 = 0 when rewriting the SL0 bit. Reception is always performed with "number of stop bits = 1", and therefore, is not affected by the set value of the SL0 bit.
  - 8. Be sure to set bit 0 to 1.

#### (2) Asynchronous serial interface reception error status register 0 (ASIS0)

This register indicates an error status on completion of reception by serial interface UART0. It includes three error flag bits (PE0, FE0, OVE0).

This register is read-only by an 8-bit memory manipulation instruction.

Reset signal generation, or clearing bit 7 (POWER0) or bit 5 (RXE0) of ASIM0 to 0 clears this register to 00H. 00H is read when this register is read. If a reception error occurs, read ASIS0 and then read receive buffer register 0 (RXB0) to clear the error flag.

# Figure 14-3. Format of Asynchronous Serial Interface Reception Error Status Register 0 (ASIS0)

Address: FF73H After reset: 00H R

Ì		y	'	'		~	
	A	13	S	1	S	50	)

Symbol	7	6	5	4	3	2	1	0
ASIS0	0	0	0	0	0	PE0	FE0	OVE0

PE0	Status flag indicating parity error
0	If POWER0 = 0 or RXE0 = 0, or if ASIS0 register is read.
1	If the parity of transmit data does not match the parity bit on completion of reception.

FE0	Status flag indicating framing error						
0	POWER0 = 0 or RXE0 = 0, or if ASIS0 register is read.						
1	If the stop bit is not detected on completion of reception.						

OVE0	Status flag indicating overrun error
0	If POWER0 = 0 or RXE0 = 0, or if ASIS0 register is read.
1	If receive data is set to the RXB0 register and the next reception operation is completed before the data is read.

- Cautions 1. The operation of the PE0 bit differs depending on the set values of the PS01 and PS00 bits of asynchronous serial interface operation mode register 0 (ASIM0).
  - 2. For the stop bit of the receive data, only the first stop bit is checked regardless of the number of stop bits.
  - 3. If an overrun error occurs, the next receive data is not written to receive buffer register 0 (RXB0) but discarded.
  - 4. If data is read from ASIS0, a wait cycle is generated. Do not read data from ASIS0 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

#### (3) Baud rate generator control register 0 (BRGC0)

This register selects the base clock of serial interface UART0 and the division value of the 5-bit counter. BRGC0 can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 1FH.

# Figure 14-4. Format of Baud Rate Generator Control Register 0 (BRGC0)

Address: FF71H After reset: 1FH R/W

Symbol	7	6	5	4	3	2	1	0
BRGC0	TPS01	TPS00	0	MDL04	MDL03	MDL02	MDL01	MDL00

TPS01	TPS00	Base clock (fxcLk0) selection <sup>Note 1</sup>						
			fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz		
0	0	TM50 output <sup>Note 2</sup>						
0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz		
1	0	fprs/2 <sup>3</sup>	250 kHz	625 kHz	1.25 MHz	2.5 MHz		
1	1	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz		

MDL04	MDL03	MDL02	MDL01	MDL00	k	Selection of 5-bit counter output clock
0	0	×	×	×	×	Setting prohibited
0	1	0	0	0	8	fxclko/8
0	1	0	0	1	9	fxclko/9
0	1	0	1	0	10	fxclko/10
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	1	0	1	0	26	fxclk0/26
1	1	0	1	1	27	fxclko/27
1	1	1	0	0	28	fxclk0/28
1	1	1	0	1	29	fxclko/29
1	1	1	1	0	30	fxclko/30
1	1	1	1	1	31	fxclko/31

<R> Note 1. If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.

- VDD = 4.0 to 5.5 V: fPRs  $\leq$  20 MHz
- VDD = 2.7 to 4.0 V: fPRs  $\leq$  10 MHz
- VDD = 1.8 to 2.7 V: fPRs  $\leq$  5 MHz (Standard and (A) grade products only)

Note 2. Note the following points when selecting the TM50 output as the base clock.

• Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0) Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).

• PWM mode (TMC506 = 1) Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.

It is not necessary to enable (TOE50 = 1) TO50 output in any mode.

## Cautions 1. Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the MDL04 to MDL00 bits.

## 2. The baud rate value is the output clock of the 5-bit counter divided by 2.

#### Remarks 1. fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits

- 2. fPRS: Peripheral hardware clock frequency
- **3.** k: Value set by the MDL04 to MDL00 bits (k = 8, 9, 10, ..., 31)
- 4. X: Don't care
- TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50) TMC501: Bit 1 of TMC50

## (4) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P10/TxD0/SCK10 pin for serial interface data output, clear PM10 to 0 and set the output latch of P10 to 1.

When using the P11/RxD0/SI10 pin for serial interface data input, set PM11 to 1. The output latch of P11 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

#### Figure 14-5. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W 5 Symbol 6 3 2 1 0 7 4 PM1 **PM17** PM16 PM15 PM14 PM13 PM12 PM11 PM10

[	PM1n	P1n pin I/O mode selection (n = 0 to 7)	
	0	Output mode (output buffer on)	
	1	Input mode (output buffer off)	

## 14.4 Operation of Serial Interface UART0

Serial interface UART0 has the following two modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode

## 14.4.1 Operation stop mode

In this mode, serial communication cannot be executed, thus reducing the power consumption. In addition, the pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER0, TXE0, and RXE0) of ASIM0 to 0.

## (1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 0 (ASIM0). ASIM0 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 01H.

Address: FF70H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM0	POWER0	TXE0	RXE0	PS01	PS00	CL0	SL0	1

POWER0	Enables/disables operation of internal operation clock
0 <sup>Note 1</sup>	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit <sup>Note 2</sup> .

TXE0	Enables/disables transmission
0	Disables transmission (synchronously resets the transmission circuit).

RXE0	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).

Notes 1. The input from the RxD0 pin is fixed to high level when POWER0 = 0.

- 2. Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0), and receive buffer register 0 (RXB0) are reset.
- Caution Clear POWER0 to 0 after clearing TXE0 and RXE0 to 0 to set the operation stop mode. To start the communication, set POWER0 to 1, and then set TXE0 or RXE0 to 1.
- **Remark** To use the RxD0/SI10/P11 and TxD0/SCK10/P10 pins as general-purpose port pins, see **CHAPTER 5 PORT FUNCTIONS**.

## 14.4.2 Asynchronous serial interface (UART) mode

In this mode, 1-byte data is transmitted/received following a start bit, and a full-duplex operation can be performed.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

## (1) Registers used

- Asynchronous serial interface operation mode register 0 (ASIM0)
- Asynchronous serial interface reception error status register 0 (ASIS0)
- Baud rate generator control register 0 (BRGC0)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the BRGC0 register (see Figure 14-4).
- <2> Set bits 1 to 4 (SL0, CL0, PS00, and PS01) of the ASIM0 register (see Figure 14-2).
- <3> Set bit 7 (POWER0) of the ASIM0 register to 1.
- <4> Set bit 6 (TXE0) of the ASIM0 register to 1.  $\rightarrow$  Transmission is enabled. Set bit 5 (RXE0) of the ASIM0 register to 1.  $\rightarrow$  Reception is enabled.
- <5> Write data to the TXS0 register.  $\rightarrow$  Data transmission is started.

# Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

POWER0	TXE0	RXE0	PM10	P10	PM11	P11	UART0	UART0 Pin Function		
							Operation	TxD0/SCK10/P10	RxD0/SI10/P11	
0	0	0	$\times^{Note}$	$\times^{Note}$	$\times^{^{\rm Note}}$	$\times^{^{\rm Note}}$	Stop	SCK10/P10	SI10/P11	
1	0	1	$\times^{Note}$	$\times^{Note}$	1	×	Reception	SCK10/P10	RxD0	
	1	0	0	1	$\times^{^{\rm Note}}$	$\times^{^{\rm Note}}$	Transmission	TxD0	SI10/P11	
	1	1	0	1	1	×	Transmission/ reception	TxD0	RxD0	

Fable 14-2.	Relationship	Between	Register	Settings	and Pins
-------------	--------------	---------	----------	----------	----------

Note Can be set as port function or serial interface CSI10.

**Remark** ×: don't care

POWER0: Bit 7 of asynchronous serial interface operation mode register 0 (ASIM0)


- TXE0: Bit 6 of ASIM0
- RXE0: Bit 5 of ASIM0
- PM1×: Port mode register
- P1×: Port output latch

## (2) Communication operation

## (a) Format and waveform example of normal transmit/receive data

Figures 14-6 and 14-7 show the format and waveform example of the normal transmit/receive data.

## Figure 14-6. Format of Normal UART Transmit/Receive Data




One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits (LSB first)
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits

The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 0 (ASIM0).

## Figure 14-7. Example of Normal UART Transmit/Receive Data Waveform

#### 1. Data length: 8 bits, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



#### 2. Data length: 7 bits, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H

Start	D0	D1	D2	D3	D4	D5	D6	Parity	Stop	Stop

#### 3. Data length: 8 bits, Parity: None, Stop bit: 1 bit, Communication data: 87H

	1 data frame									
Start	D0	D1	D2	D3	D4	D5	D6	D7	Stop	

## (b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

## (i) Even parity

Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1 If transmit data has an even number of bits that are "1": 0

#### • Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

#### (ii) Odd parity

Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0 If transmit data has an even number of bits that are "1": 1

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

#### (iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data. The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

## (iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

## (c) Transmission

If bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is set to 1 and bit 6 (TXE0) of ASIM0 is then set to 1, transmission is enabled. Transmission can be started by writing transmit data to transmit shift register 0 (TXS0). The start bit, parity bit, and stop bit are automatically appended to the data.

When transmission is started, the start bit is output from the TxD0 pin, and the transmit data is output followed by the rest of the data in order starting from the LSB. When transmission is completed, the parity and stop bits set by ASIM0 are appended and a transmission completion interrupt request (INTST0) is generated.


Transmission is stopped until the data to be transmitted next is written to TXS0.

Figure 14-8 shows the timing of the transmission completion interrupt request (INTST0). This interrupt occurs as soon as the last stop bit has been output.


# Caution After transmit data is written to TXS0, do not write the next transmit data before the transmission completion interrupt signal (INTST0) is generated.

## Figure 14-8. Transmission Completion Interrupt Request Timing

#### 1. Stop bit length: 1



## 2. Stop bit length: 2




## (d) Reception

Reception is enabled and the RxD0 pin input is sampled when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is set to 1 and then bit 5 (RXE0) of ASIM0 is set to 1.

The 5-bit counter of the baud rate generator starts counting when the falling edge of the RxD0 pin input is detected. When the set value of baud rate generator control register 0 (BRGC0) has been counted, the RxD0 pin input is sampled again ( $\bigtriangledown$  in Figure 14-9). If the RxD0 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in receive shift register 0 (RXS0) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR0) is generated and the data of RXS0 is written to receive buffer register 0 (RXB0). If an overrun error (OVE0) occurs, however, the receive data is not written to RXB0.

Even if a parity error (PE0) occurs while reception is in progress, reception continues to the reception position of the stop bit, and an reception error interrupt (INTSR0) is generated after completion of reception. INTSR0 occurs upon completion of reception and in case of a reception error.





- Cautions 1. If a reception error occurs, read asynchronous serial interface reception error status register 0 (ASIS0) and then read receive buffer register 0 (RXB0) to clear the error flag. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
  - 2. Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.

## (e) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 0 (ASIS0) is set as a result of data reception, a reception error interrupt (INTSR0) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS0 in the reception error interrupt (INTSR0) servicing (see **Figure 14-3**).

The contents of ASIS0 are cleared to 0 when ASIS0 is read.

Table 14-3.	Cause of Reception Error
-------------	--------------------------

Reception Error	Cause
Parity error	The parity specified for transmission does not match the parity of the receive data.
Framing error	Stop bit is not detected.
Overrun error	Reception of the next data is completed before data is read from receive buffer register 0 (RXB0).


## (f) Noise filter of receive data

The RxD0 signal is sampled using the base clock output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 14-10, the internal processing of the reception operation is delayed by two clocks from the external signal status.





#### 14.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and a 5-bit programmable counter, and generates a serial clock for transmission/reception of UART0.

Separate 5-bit counters are provided for transmission and reception.

#### (1) Configuration of baud rate generator

Base clock

The clock selected by bits 7 and 6 (TPS01 and TPS00) of baud rate generator control register 0 (BRGC0) is supplied to each module when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is 1. This clock is called the base clock and its frequency is called fxcLK0. The base clock is fixed to low level when POWER0 = 0.

• Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER0) or bit 6 (TXE0) of asynchronous serial interface operation mode register 0 (ASIM0) is 0.

It starts counting when POWER0 = 1 and TXE0 = 1.


The counter is cleared to 0 when the first data transmitted is written to transmit shift register 0 (TXS0).


Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER0) or bit 5 (RXE0) of asynchronous serial interface operation mode register 0 (ASIM0) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.





Remark POWER0: Bit 7 of asynchronous serial interface operation mode register 0 (ASIM0)

TXE0:	Bit 6 of ASIM0
RXE0:	Bit 5 of ASIM0
BRGC0:	Baud rate generator control register 0

## (2) Generation of serial clock

A serial clock to be generated can be specified by using baud rate generator control register 0 (BRGC0). Select the clock to be input to the 5-bit counter by using bits 7 and 6 (TPS01 and TPS00) of BRGC0. Bits 4 to 0 (MDL04 to MDL00) of BRGC0 can be used to select the division value (fxcLk0/8 to fxcLk0/31) of the 5-bit counter.

## 14.4.4 Calculation of baud rate

## (1) Baud rate calculation expression

The baud rate can be calculated by the following expression.

• Baud rate = 
$$\frac{f_{XCLK0}}{2 \times k}$$
 [bps]

fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits of the BRGC0 register

k: Value set by the MDL04 to MDL00 bits of the BRGC0 register (k = 8, 9, 10, ..., 31)

TPS01	TPS00	Base clock (fxcLK0) selection <sup>Note 1</sup>				
			fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz
0	0	TM50 output <sup>Note</sup>	2			
0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz
1	0	fprs/2 <sup>3</sup>	250 kHz	625 kHz	1.25 MHz	2.5 MHz
1	1	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz

Table 14-4. Set Value of TPS01 and TPS00

<R> Notes 1. If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.

- VDD = 4.0 to 5.5 V: fPRs  $\leq 20~MHz$
- VDD = 2.7 to 4.0 V: fprs  $\leq$  10 MHz
- $V_{DD} = 1.8$  to 2.7 V: fPRs  $\leq$  5 MHz (Standard and (A) grade products only)

2. Note the following points when selecting the TM50 output as the base clock.

- Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0) Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).
- PWM mode (TMC506 = 1)

Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.

It is not necessary to enable (TOE50 = 1) TO50 output in any mode.

#### (2) Error of baud rate

The baud rate error can be calculated by the following expression.

Error (%) = 
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1\right) \times 100$$
 [%]

- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
  - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.

<R>

Example: Frequency of base clock = 2.5 MHz = 2,500,000 HzSet value of MDL04 to MDL00 bits of BRGC0 register = 10000B (k = 16) Target baud rate = 76,800 bpsBaud rate =  $2.5 \text{ M}/(2 \times 16)$ =  $2,500,000/(2 \times 16) = 78,125$  [bps] Error =  $(78,125/76,800 - 1) \times 100$ = 1.725 [%]

## (3) Example of setting baud rate

Baud	fprs = 2.0 MHz		fprs = 5.0 MHz				fprs = 10.0 MHz			fprs = 20.0 MHz						
Rate [bps]	TPS01, TPS00	k	Calculated Value	ERR [%]	TPS01, TPS00	k	Calculated Value	ERR [%]	TPS01, TPS00	k	Calculated Value	ERR [%]	TPS01, TPS00	k	Calculated Value	ERR [%]
4800	2H	26	4808	0.16	ЗH	16	4883	1.73	-	-	_	-	-	-	_	-
9600	2H	13	9615	0.16	ЗH	8	9766	1.73	ЗН	16	9766	1.73	-	-	_	-
10400	2H	12	10417	0.16	2H	30	10417	0.16	ЗН	15	10417	0.16	ЗH	30	10417	0.16
19200	1H	26	19231	0.16	2H	16	19531	1.73	зн	8	19531	1.73	ЗH	16	19531	1.73
24000	1H	21	23810	-0.79	2H	13	24038	0.16	2H	26	24038	0.16	ЗH	13	24038	0.16
31250	1H	16	31250	0	2H	10	31250	0	2H	20	31250	0	ЗH	10	31250	0
33660	1H	15	33333	-0.79	2H	9	34722	3.34	2H	18	34722	3.34	ЗH	9	34722	3.34
38400	1H	13	38462	0.16	2H	8	39063	1.73	2H	16	39063	1.73	ЗH	8	39063	1.73
56000	1H	9	55556	-0.79	1H	22	56818	1.46	2H	11	56818	1.46	2H	22	56818	1.46
62500	1H	8	62500	0	1H	20	62500	0	2H	10	62500	0	2H	20	62500	0
76800	-	-	-	1	1H	16	78125	1.73	2H	8	78125	1.73	2H	16	78125	1.73
115200	_	-	_	-	1H	11	113636	-1.36	1H	22	113636	-1.36	2H	11	113636	-1.36
153600	_	-	_	I	1H	8	156250	1.73	1H	16	156250	1.73	2H	8	156250	1.73
312500	-	_	-	-	_	-	-	-	1H	8	312500	0	1H	16	312500	0
625000	-	-	_		-		_	1	_	1	_		1H	8	625000	0


Table 14-5. Set Data of Baud Rate Generator


TPS01, TPS00:	Bits 7 and 6 of baud rate generator control register 0 (BRGC0) (setting of base clock
	(fxclko))
k:	Value set by the MDL04 to MDL00 bits of BRGC0 (k = 8, 9, 10,, 31)
fprs:	Peripheral hardware clock frequency
ERR:	Baud rate error
	k: fprs:

#### (4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.





As shown in Figure 14-12, the latch timing of the receive data is determined by the counter set by baud rate generator control register 0 (BRGC0) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$ 

Brate:Baud rate of UART0k:Set value of BRGC0FL:1-bit data lengthMargin of latch timing: 2 clocks

Minimum permissible data frame length: FLmin =  $11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$ 

Therefore, the maximum receivable baud rate at the transmission destination is as follows.

BRmax = 
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission destination is as follows.

BRmin = 
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The permissible baud rate error between UART0 and the transmission destination can be calculated from the above minimum and maximum baud rate expressions, as follows.

Table 14-6. Maximum/Minimum Permissible Baud Rate Error

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
8	+3.53%	-3.61%
16	+4.14%	-4.19%
24	+4.34%	-4.38%
31	+4.44%	-4.47%

Remarks 1. The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.

2. k: Set value of BRGC0

## CHAPTER 15 SERIAL INTERFACE UART6

## 15.1 Functions of Serial Interface UART6

Serial interface UART6 has the following two modes.

#### (1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 15.4.1 Operation stop mode.

#### (2) Asynchronous serial interface (UART) mode

This mode supports the LIN (Local Interconnect Network)-bus. The functions of this mode are outlined below. For details, see **15.4.2** Asynchronous serial interface (UART) mode and **15.4.3** Dedicated baud rate generator.

- Maximum transfer rate: 625 kbps
- Two-pin configuration TxD6: Transmit data output pin

RxD6: Receive data input pin

- Data length of communication data can be selected from 7 or 8 bits.
- Dedicated internal 8-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently (full duplex operation).
- MSB- or LSB-first communication selectable
- Inverted transmission operation
- Sync break field transmission from 13 to 20 bits
- More than 11 bits can be identified for sync break field reception (SBF reception flag provided).
- Cautions 1. The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.
  - 2. If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.
  - 3. Set POWER6 = 1 and then set TXE6 = 1 (transmission) or RXE6 = 1 (reception) to start communication.
  - 4. TXE6 and RXE6 are synchronized by the base clock (fxcLK6) set by CKSR6. To enable transmission or reception again, set TXE6 or RXE6 to 1 at least two clocks of the base clock after TXE6 or RXE6 has been cleared to 0. If TXE6 or RXE6 is set within two clocks of the base clock, the transmission circuit or reception circuit may not be initialized.
  - 5. Set transmit data to TXB6 at least one base clock (fxclk6) after setting TXE6 = 1.
  - 6. If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if the interface is used in LIN communication operation.

**Remark** LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is  $\pm 15\%$  or less.

Figures 15-1 and 15-2 outline the transmission and reception operations of LIN.





Figure 15-1. LIN Transmission Operation

Notes 1. The wakeup signal frame is substituted by 80H transmission in the 8-bit mode.

The sync break field is output by hardware. The output width is the bit length set by bits 4 to 2 (SBL62 to SBL60) of asynchronous serial interface control register 6 (ASICL6) (see 15.4.2 (2) (h) SBF transmission).

3. INTST6 is output on completion of each transmission. It is also output when SBF is transmitted.

Remark The interval between each field is controlled by software.



## Figure 15-2. LIN Reception Operation


Reception processing is as follows.

- <1> The wakeup signal is detected at the edge of the pin, and enables UART6 and sets the SBF reception mode.
- <2> Reception continues until the STOP bit is detected. When an SBF with low-level data of 11 bits or more has been detected, it is assumed that SBF reception has been completed correctly, and an interrupt signal is output. If an SBF with low-level data of less than 11 bits has been detected, it is assumed that an SBF reception error has occurred. The interrupt signal is not output and the SBF reception mode is restored.
- <3> If SBF reception has been completed correctly, an interrupt signal is output. Start 16-bit timer/event counter 00 by the SBF reception end interrupt servicing and measure the bit interval (pulse width) of the sync field (see **7.4.8 Pulse width measurement operation**). Detection of errors OVE6, PE6, and FE6 is suppressed, and error detection processing of UART communication and data transfer of the shift register and RXB6 is not performed. The shift register holds the reset value FFH.
- <4> Calculate the baud rate error from the bit interval of the sync field, disable UART6 after SF reception, and then re-set baud rate generator control register 6 (BRGC6).
- <5> Distinguish the checksum field by software. Also perform processing by software to initialize UART6 after reception of the checksum field and to set the SBF reception mode again.

Figure 15-3 shows the port configuration for LIN reception operation.

The wakeup signal transmitted from the LIN master is received by detecting the edge of the external interrupt (INTP0). The length of the sync field transmitted from the LIN master can be measured using the external event capture operation of 16-bit timer/event counter 00, and the baud rate error can be calculated.

The input source of the reception port input (RxD6) can be input to the external interrupt (INTP0) and 16-bit timer/event counter 00 by port input switch control (ISC0/ISC1), without connecting RxD6 and INTP0/TI000 externally.



#### Figure 15-3. Port Configuration for LIN Reception Operation

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (see Figure 15-11)

The peripheral functions used in the LIN communication operation are shown below. <Peripheral functions used>


- External interrupt (INTP0); wakeup signal detection
   Use: Detects the wakeup signal edges and detects start of communication.
- 16-bit timer/event counter 00 (TI000); baud rate error detection
  - Use: Detects the baud rate error (measures the TI000 input edge interval in the capture mode) by detecting the sync field (SF) length and divides it by the number of bits.
- Serial interface UART6


## 15.2 Configuration of Serial Interface UART6

Serial interface UART6 includes the following hardware.

Item	Configuration
Registers	Receive buffer register 6 (RXB6)
	Receive shift register 6 (RXS6)
	Transmit buffer register 6 (TXB6)
	Transmit shift register 6 (TXS6)
Control registers	Asynchronous serial interface operation mode register 6 (ASIM6)
	Asynchronous serial interface reception error status register 6 (ASIS6)
	Asynchronous serial interface transmission status register 6 (ASIF6)
	Clock selection register 6 (CKSR6)
	Baud rate generator control register 6 (BRGC6)
	Asynchronous serial interface control register 6 (ASICL6)
	Input switch control register (ISC)
	Port mode register 1 (PM1)
	Port register 1 (P1)

## Table 15-1. Configuration of Serial Interface UART6





Note Selectable with input switch control register (ISC).

## (1) Receive buffer register 6 (RXB6)

This 8-bit register stores parallel data converted by receive shift register 6 (RXS6). Each time 1 byte of data has been received, new receive data is transferred to this register from RXS6. If the data length is set to 7 bits, data is transferred as follows.

- In LSB-first reception, the receive data is transferred to bits 0 to 6 of RXB6 and the MSB of RXB6 is always 0.
- In MSB-first reception, the receive data is transferred to bits 1 to 7 of RXB6 and the LSB of RXB6 is always 0. If an overrun error (OVE6) occurs, the receive data is not transferred to RXB6.

RXB6 can be read by an 8-bit memory manipulation instruction. No data can be written to this register. Reset signal generation sets this register to FFH.

## (2) Receive shift register 6 (RXS6)

This register converts the serial data input to the RxD6 pin into parallel data. RXS6 cannot be directly manipulated by a program.

## (3) Transmit buffer register 6 (TXB6)

This buffer register is used to set transmit data. Transmission is started when data is written to TXB6. This register can be read or written by an 8-bit memory manipulation instruction. Reset signal generation sets this register to FFH.

- Cautions 1. Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission status register 6 (ASIF6) is 1.
  - 2. Do not refresh (write the same value to) TXB6 by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) are 1 or when bits 7 and 5 (POWER6, RXE6) of ASIM6 are 1).
  - 3. Set transmit data to TXB6 at least one base clock (fxcLK6) after setting TXE6 = 1.

#### (4) Transmit shift register 6 (TXS6)

This register transmits the data transferred from TXB6 from the TxD6 pin as serial data. Data is transferred from TXB6 immediately after TXB6 is written for the first transmission, or immediately before INTST6 occurs after one frame was transmitted for continuous transmission. Data is transferred from TXB6 and transmitted from the TxD6 pin at the falling edge of the base clock.

TXS6 cannot be directly manipulated by a program.

## 15.3 Registers Controlling Serial Interface UART6

Serial interface UART6 is controlled by the following nine registers.

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

## (1) Asynchronous serial interface operation mode register 6 (ASIM6)

This 8-bit register controls the serial communication operations of serial interface UART6. This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 01H.

**Remark** ASIM6 can be refreshed (the same value is written) by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of ASIM6 = 1 or bits 7 and 5 (POWER6, RXE6) of ASIM6 = 1).

## Figure 15-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (1/2)

#### Address: FF50H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM6	POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enables/disables operation of internal operation clock
O <sup>Note 1</sup>	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit <sup>Note 2</sup> .
1	Enables operation of the internal operation clock

TXE6	Enables/disables transmission
0	Disables transmission (synchronously resets the transmission circuit).
1	Enables transmission

RXE6	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).
1	Enables reception

- **Notes 1.** The output of the TxD6 pin goes high level and the input from the RxD6 pin is fixed to the high level when POWER6 = 0 during transmission.
  - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.

PS61	PS60	Transmission operation	Reception operation
0	0	Does not output parity bit.	Reception without parity
0	1	Outputs 0 parity.	Reception as 0 parity <sup>Note</sup>
1	0	Outputs odd parity.	Judges as odd parity.
1	1	Outputs even parity.	Judges as even parity.

#### Figure 15-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (2/2)

CL6	Specifies character length of transmit/receive data			
0	Character length of data = 7 bits			
1	Character length of data = 8 bits			

SL6	Specifies number of stop bits of transmit data				
0	Number of stop bits = 1				
1	Number of stop bits = 2				

ISRM6	Enables/disables occurrence of reception completion interrupt in case of error
0	"INTSRE6" occurs in case of error (at this time, INTSR6 does not occur).
1	"INTSR6" occurs in case of error (at this time, INTSRE6 does not occur).

- **Note** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE6) of asynchronous serial interface reception error status register 6 (ASIS6) is not set and the error interrupt does not occur.
- Cautions 1. To start the transmission, set POWER6 to 1 and then set TXE6 to 1. To stop the transmission, clear TXE6 to 0, and then clear POWER6 to 0.
  - 2. To start the reception, set POWER6 to 1 and then set RXE6 to 1. To stop the reception, clear RXE6 to 0, and then clear POWER6 to 0.
  - 3. Set POWER6 to 1 and then set RXE6 to 1 while a high level is input to the RxD6 pin. If POWER6 is set to 1 and RXE6 is set to 1 while a low level is input, reception is started.
  - 4. TXE6 and RXE6 are synchronized by the base clock (fxcLK6) set by CKSR6. To enable transmission or reception again, set TXE6 or RXE6 to 1 at least two clocks of the base clock after TXE6 or RXE6 has been cleared to 0. If TXE6 or RXE6 is set within two clocks of the base clock, the transmission circuit or reception circuit may not be initialized.
  - 5. Set transmit data to TXB6 at least one base clock (fxcLK6) after setting TXE6 = 1.
  - 6. Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.
  - 7. Fix the PS61 and PS60 bits to 0 when used in LIN communication operation.
  - 8. Clear TXE6 to 0 before rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.
  - 9. Make sure that RXE6 = 0 when rewriting the ISRM6 bit.

#### (2) Asynchronous serial interface reception error status register 6 (ASIS6)

This register indicates an error status on completion of reception by serial interface UART6. It includes three error flag bits (PE6, FE6, OVE6).

This register is read-only by an 8-bit memory manipulation instruction.

Reset signal generation, or clearing bit 7 (POWER6) or bit 5 (RXE6) of ASIM6 to 0 clears this register to 00H. 00H is read when this register is read. If a reception error occurs, read ASIS6 and then read receive buffer register 6 (RXB6) to clear the error flag.

#### Figure 15-6. Format of Asynchronous Serial Interface Reception Error Status Register 6 (ASIS6)

Address: FF53H After reset: 00H R

-,			
AS	SI	S	6

Symbol	7	6	5	4	3	2	1	0
ASIS6	0	0	0	0	0	PE6	FE6	OVE6

	PE6	Status flag indicating parity error							
ĺ	0	If POWER6 = 0 or RXE6 = 0, or if ASIS6 register is read							
	1	If the parity of transmit data does not match the parity bit on completion of reception							

FE6	Status flag indicating framing error
0	If POWER6 = 0 or RXE6 = 0, or if ASIS6 register is read
1	If the stop bit is not detected on completion of reception

OVE6	Status flag indicating overrun error
0	If POWER6 = 0 or RXE6 = 0, or if ASIS6 register is read
1	If receive data is set to the RXB6 register and the next reception operation is completed before the data is read.

- Cautions 1. The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).
  - 2. For the stop bit of the receive data, only the first stop bit is checked regardless of the number of stop bits.
  - 3. If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.
  - 4. If data is read from ASIS6, a wait cycle is generated. Do not read data from ASIS6 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

## (3) Asynchronous serial interface transmission status register 6 (ASIF6)

This register indicates the status of transmission by serial interface UART6. It includes two status flag bits (TXBF6 and TXSF6).

Transmission can be continued without disruption even during an interrupt period, by writing the next data to the TXB6 register after data has been transferred from the TXB6 register to the TXS6 register.

This register is read-only by an 8-bit memory manipulation instruction.

Reset signal generation, or clearing bit 7 (POWER6) or bit 6 (TXE6) of ASIM6 to 0 clears this register to 00H.

## Figure 15-7. Format of Asynchronous Serial Interface Transmission Status Register 6 (ASIF6)

Address: FF55H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIF6	0	0	0	0	0	0	TXBF6	TXSF6

TXBF6	Transmit buffer data flag
0	If POWER6 = 0 or TXE6 = 0, or if data is transferred to transmit shift register 6 (TXS6)
1	If data is written to transmit buffer register 6 (TXB6) (if data exists in TXB6)

TXSF6	Transmit shift register data flag
0	If POWER6 = 0 or TXE6 = 0, or if the next data is not transferred from transmit buffer register 6 (TXB6) after completion of transfer
1	If data is transferred from transmit buffer register 6 (TXB6) (if data transmission is in progress)

- Cautions 1. To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.
  - 2. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.

## (4) Clock selection register 6 (CKSR6)

This register selects the base clock of serial interface UART6. CKSR6 can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

**Remark** CKSR6 can be refreshed (the same value is written) by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of ASIM6 = 1 or bits 7 and 5 (POWER6, RXE6) of ASIM6 = 1).

Symbol	7	6	5	4	3	:	2	1	0
CKSR6	0	0	0	0	TPS	53 TP	S62 -	TPS61	TPS60
	TPS63	TPS62	TPS61	TPS60		Base clo	ock (fxclk6) s	election <sup>Note 1</sup>	
						fprs =	fprs =	fprs =	fprs =
						2 MHz	5 MHz	10 MHz	20 MHz
	0	0	0	0	fprs <sup>Note 2</sup>	2 MHz	5 MHz	10 MHz	20 MHz
	0	0	0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz
	0	0	1	0	fprs/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz
	0	0	1	1	fprs/2 <sup>3</sup>	250 kHz	625 kHz	1.25 MHz	2.5 MHz
	0	1	0	0	fprs/24	125 kHz	312.5 kHz	625 kHz	1.25 MHz
	0	1	0	1	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz
	0	1	1	0	fprs/2 <sup>6</sup>	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz
	0	1	1	1	fprs/27	15.625 kHz	39.06 kHz	78.13 kHz	156.25 kHz
	1	0	0	0	fprs/2 <sup>8</sup>	7.813 kHz	19.53 kHz	39.06 kHz	78.13 kHz
	1	0	0	1	fprs/2 <sup>9</sup>	3.906 kHz	9.77 kHz	19.53 kHz	39.06 kHz
	1	0	1	0	fprs/2 <sup>10</sup>	1.953 kHz	4.88 kHz	9.77 kHz	19.53 kHz
	1	0	1	1	TM50 o	utput <sup>Note 3</sup>			
		Other that	an above		Setting	prohibited			

## Figure 15-8. Format of Clock Selection Register 6 (CKSR6)

<R> Notes 1. If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fxH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.

• VDD = 4.0 to 5.5 V: fPRs  $\leq$  20 MHz

Address: FF56H After reset: 00H R/W

• VDD = 2.7 to 4.0 V: fPRS ≤ 10 MHz

- VDD = 1.8 to 2.7 V:  $f_{PRS} \le 5$  MHz (Standard and (A) grade products only)
- 2. If the peripheral hardware clock (fPRs) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V  $\leq$  V<sub>DD</sub> < 2.7 V, the setting of TPS63 = TPS62 = TPS61 = TPS60 = 0 (base clock: fPRs) is prohibited.

#### 3. Note the following points when selecting the TM50 output as the base clock.

• Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0)

Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).

• PWM mode (TMC506 = 1)

Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.

It is not necessary to enable (TOE50 = 1) TO50 output in any mode.

## Caution Make sure POWER6 = 0 when rewriting TPS63 to TPS60.

- **Remarks 1.** fprs: Peripheral hardware clock frequency
  - 2. TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50) TMC501: Bit 1 of TMC50

<R>

<R>

#### (5) Baud rate generator control register 6 (BRGC6)

5

MDL65

This register sets the division value of the 8-bit counter of serial interface UART6. BRGC6 can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to FFH.

4

**Remark** BRGC6 can be refreshed (the same value is written) by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of ASIM6 = 1 or bits 7 and 5 (POWER6, RXE6) of ASIM6 = 1).

2

MDL62

1

MDL61

0

MDL60

#### Figure 15-9. Format of Baud Rate Generator Control Register 6 (BRGC6)

3

MDL64 MDL63

Address: FF57H After reset: FFH R/W

Symbol	7	6		
BRGC6	MDL67	MDL66		

MDL67	MDL66	MDL65	MDL64	MDL63	MDL62	MDL61	MDL60	k	Output clock selection of 8-bit counter
0	0	0	0	0	0	×	×	×	Setting prohibited
0	0	0	0	0	1	0	0	4	fxclk6/4
0	0	0	0	0	1	0	1	5	fxclk6/5
0	0	0	0	0	1	1	0	6	fxclk6/6
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	0	0	252	fxclk6/252
1	1	1	1	1	1	0	1	253	fxclk6/253
1	1	1	1	1	1	1	0	254	fxclк6/254
1	1	1	1	1	1	1	1	255	fxclk6/255

- Cautions 1. Make sure that bit 6 (TXE6) and bit 5 (RXE6) of the ASIM6 register = 0 when rewriting the MDL67 to MDL60 bits.
  - 2. The baud rate is the output clock of the 8-bit counter divided by 2.

Remarks 1. fxclk6: Frequency of base clock selected by the TPS63 to TPS60 bits of CKSR6 register

- 2. k: Value set by MDL67 to MDL60 bits (k = 4, 5, 6, ..., 255)
- 3. ×: Don't care

#### (6) Asynchronous serial interface control register 6 (ASICL6)

This register controls the serial communication operations of serial interface UART6. ASICL6 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 16H.

Caution ASICL6 can be refreshed (the same value is written) by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of ASIM6 = 1 or bits 7 and 5 (POWER6, RXE6) of ASIM6 = 1). However, do not set both SBRT6 and SBTT6 to 1 by a refresh operation during SBF reception (SBRT6 = 1) or SBF transmission (until INTST6 occurs since SBTT6 has been set (1)), because it may re-trigger SBF reception or SBF transmission.

Figure 15-10. Format of Asynchronous Serial Interface Control Register 6 (ASICL6) (1/2)

Address: FF58H After reset: 16H R/W<sup>Note</sup>

Symbol	<7>	<6>	5	4	3	2	1	0
ASICL6	SBRF6	SBRT6	SBTT6	SBL62	SBL61	SBL60	DIR6	TXDLV6

SBRF6	SBF reception status flag
0	If POWER6 = 0 and RXE6 = 0 or if SBF reception has been completed correctly
1	SBF reception in progress

SBRT6	SBF reception trigger
0	_
1	SBF reception trigger

SBTT6	SBF transmission trigger
0	_
1	SBF transmission trigger

Note Bit 7 is read-only.

SBL62	SBL61	SBL60	SBF transmission output width control
1	0	1	SBF is output with 13-bit length.
1	1	0	SBF is output with 14-bit length.
1	1	1	SBF is output with 15-bit length.
0	0	0	SBF is output with 16-bit length.
0	0	1	SBF is output with 17-bit length.
0	1	0	SBF is output with 18-bit length.
0	1	1	SBF is output with 19-bit length.
1	0	0	SBF is output with 20-bit length.

Figure 15-10.	Format of Asynch	ronous Serial Interface	<b>Control Register 6</b>	(ASICL6) (	2/2)

DIR6	First-bit specification
0	MSB
1	LSB

TXDLV6	Enables/disables inverting TxD6 output					
0	Normal output of TxD6					
1	Inverted output of TxD6					

Cautions 1. In the case of an SBF reception error, the mode returns to the SBF reception mode. The status of the SBRF6 flag is held (1).

- Before setting the SBRT6 bit, make sure that bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1. After setting the SBRT6 bit to 1, do not clear it to 0 before SBF reception is completed (before an interrupt request signal is generated).
- 3. The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF reception has been correctly completed.
- 4. Before setting the SBTT6 bit to 1, make sure that bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 =
  1. After setting the SBTT6 bit to 1, do not clear it to 0 before SBF transmission is completed (before an interrupt request signal is generated).
- 5. The read value of the SBTT6 bit is always 0. SBTT6 is automatically cleared to 0 at the end of SBF transmission.
- 6. Do not set the SBRT6 bit to 1 during reception, and do not set the SBTT6 bit to 1 during transmission.
- 7. Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.

## (7) Input switch control register (ISC)

The input switch control register (ISC) is used to receive a status signal transmitted from the master during LIN (Local Interconnect Network) reception.

The signal input from the P14/RxD6 pin is selected as the input source of INTP0 and TI000 when ISC0 and ISC1 are set to 1.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

## Figure 15-11. Format of Input Switch Control Register (ISC)

Address: FF4	4FH After re	eset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0	
ISC	0	0	0	0	0	0	ISC1	ISC0	

ISC1	TI000 input source selection
0	TI000 (P00)
1	RxD6 (P14)

ISC0	INTP0 input source selection
0	INTP0 (P120)
1	RxD6 (P14)

## (8) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P13/TxD6 pin for serial interface data output, clear PM13 to 0 and set the output latch of P13 to 1. When using the P14/RxD6 pin for serial interface data input, set PM14 to 1. The output latch of P14 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

#### Figure 15-12. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH			H R/W					
Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

I	PM1n	P1n pin I/O mode selection (n = 0 to 7)
ľ	0	Output mode (output buffer on)
l	1	Input mode (output buffer off)

## 15.4 Operation of Serial Interface UART6

Serial interface UART6 has the following two modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode

## 15.4.1 Operation stop mode

In this mode, serial communication cannot be executed; therefore, the power consumption can be reduced. In addition, the pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER6, TXE6, and RXE6) of ASIM6 to 0.

## (1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 6 (ASIM6). ASIM6 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 01H.

Address: FF50H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM6	POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enables/disables operation of internal operation clock
-	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit <sup>Note 2</sup> .

TXE6	Enables/disables transmission
0	Disables transmission operation (synchronously resets the transmission circuit).

RXE6	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).

- **Notes 1.** The output of the TxD6 pin goes high and the input from the RxD6 pin is fixed to high level when POWER6 = 0 during transmission.
  - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.
- Caution Clear POWER6 to 0 after clearing TXE6 and RXE6 to 0 to stop the operation. To start the communication, set POWER6 to 1, and then set TXE6 or RXE6 to 1.
- Remark To use the RxD6/P14 and TxD6/P13 pins as general-purpose port pins, see CHAPTER 5 PORT FUNCTIONS.

## 15.4.2 Asynchronous serial interface (UART) mode

In this mode, data of 1 byte is transmitted/received following a start bit, and a full-duplex operation can be performed.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

## (1) Registers used

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the CKSR6 register (see Figure 15-8).
- <2> Set the BRGC6 register (see Figure 15-9).
- <3> Set bits 0 to 4 (ISRM6, SL6, CL6, PS60, PS61) of the ASIM6 register (see Figure 15-5).
- <4> Set bits 0 and 1 (TXDLV6, DIR6) of the ASICL6 register (see Figure 15-10).
- <5> Set bit 7 (POWER6) of the ASIM6 register to 1.
- <6> Set bit 6 (TXE6) of the ASIM6 register to 1.  $\rightarrow$  Transmission is enabled.
  - Set bit 5 (RXE6) of the ASIM6 register to 1.  $\rightarrow$  Reception is enabled.
- <7> Write data to transmit buffer register 6 (TXB6).  $\rightarrow$  Data transmission is started.

## Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

Table 15-2.	Relationship	Between	Register	Settings and Pi	ns
-------------	--------------	---------	----------	-----------------	----

POWER6	TXE6	RXE6	PM13	P13	P13 PM14		UART6	Pin Function		
							Operation	TxD6/P13	RxD6/P14	
0	0	0	× <sup>Note</sup>	$\times^{Note}$	× <sup>Note</sup>	× <sup>Note</sup>	Stop	P13	P14	
1	0	1	$\times^{Note}$	$\times^{^{\sf Note}}$	1	×	Reception	P13	RxD6	
	1	0	0	1	$\times^{^{\rm Note}}$	$\times^{^{\rm Note}}$	Transmission	TxD6	P14	
	1	1	0	1	1	×	Transmission/ reception	TxD6	RxD6	

**Note** Can be set as port function.

#### Remark ×: don't care

POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

- TXE6: Bit 6 of ASIM6
- RXE6: Bit 5 of ASIM6
- PM1×: Port mode register
- P1×: Port output latch


## (2) Communication operation

## (a) Format and waveform example of normal transmit/receive data


Figures 15-13 and 15-14 show the format and waveform example of the normal transmit/receive data.

## Figure 15-13. Format of Normal UART Transmit/Receive Data

## 1. LSB-first transmission/reception



## 2. MSB-first transmission/reception



One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits


The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 6 (ASIM6).

Whether data is communicated with the LSB or MSB first is specified by bit 1 (DIR6) of asynchronous serial interface control register 6 (ASICL6).


Whether the TxD6 pin outputs normal or inverted data is specified by bit 0 (TXDLV6) of ASICL6.

## Figure 15-14. Example of Normal UART Transmit/Receive Data Waveform

## 1. Data length: 8 bits, LSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



## 2. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



3. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H, TxD6 pin inverted output

- 1 data frame													
Start	D7	D6	D5	D4	D3	D2	D1	D0	Parity	Stop			

## 4. Data length: 7 bits, LSB first, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H

	1 data frame													
Start	D0	D1	D2	D3	D4	D5	D6	Parity	Stop	Stop				

## 5. Data length: 8 bits, LSB first, Parity: None, Stop bit: 1 bit, Communication data: 87H

-	▪ 1 data frame - ►													
St	art	D0	D1	D2	D3	D4	D5	D6	D7	Stop				

## (b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

## Caution Fix the PS61 and PS60 bits to 0 when the device is used in LIN communication operation.

## (i) Even parity

• Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1 If transmit data has an even number of bits that are "1": 0

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

#### (ii) Odd parity

Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0 If transmit data has an even number of bits that are "1": 1

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

#### (iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data. The parity bit is not detected when the data is received. Therefore, a parity error does not occur

regardless of whether the parity bit is "0" or "1".

#### (iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

## (c) Normal transmission

When bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and bit 6 (TXE6) of ASIM6 is then set to 1, transmission is enabled. Transmission can be started by writing transmit data to transmit buffer register 6 (TXB6). The start bit, parity bit, and stop bit are automatically appended to the data.


When transmission is started, the data in TXB6 is transferred to transmit shift register 6 (TXS6). After that, the transmit data is sequentially output from TXS6 to the TxD6 pin. When transmission is completed, the parity and stop bits set by ASIM6 are appended and a transmission completion interrupt request (INTST6) is generated.

Transmission is stopped until the data to be transmitted next is written to TXB6.


Figure 15-15 shows the timing of the transmission completion interrupt request (INTST6). This interrupt occurs as soon as the last stop bit has been output.

## Figure 15-15. Normal Transmission Completion Interrupt Request Timing

#### 1. Stop bit length: 1



#### 2. Stop bit length: 2



#### (d) Continuous transmission

The next transmit data can be written to transmit buffer register 6 (TXB6) as soon as transmit shift register 6 (TXS6) has started its shift operation. Consequently, even while the INTST6 interrupt is being serviced after transmission of one data frame, data can be continuously transmitted and an efficient communication rate can be realized. In addition, the TXB6 register can be efficiently written twice (2 bytes) without having to wait for the transmission time of one data frame, by reading bit 0 (TXSF6) of asynchronous serial interface transmission status register 6 (ASIF6) when the transmission completion interrupt has occurred.

To transmit data continuously, be sure to reference the ASIF6 register to check the transmission status and whether the TXB6 register can be written, and then write the data.

- Cautions 1. The TXBF6 and TXSF6 flags of the ASIF6 register change from "10" to "11", and to "01" during continuous transmission. To check the status, therefore, do not use a combination of the TXBF6 and TXSF6 flags for judgment. Read only the TXBF6 flag when executing continuous transmission.
  - 2. When the device is use in LIN communication operation, the continuous transmission function cannot be used. Make sure that asynchronous serial interface transmission status register 6 (ASIF6) is 00H before writing transmit data to transmit buffer register 6 (TXB6).

TXBF6	Writing to TXB6 Register
0	Writing enabled
1	Writing disabled


Caution To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.

The communication status can be checked using the TXSF6 flag.

TXSF6	Transmission Status					
0	ransmission is completed.					
1	1 Transmission is in progress.					

- Cautions 1. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.
  - 2. During continuous transmission, the next transmission may complete before execution of INTST6 interrupt servicing after transmission of one data frame. As a countermeasure, detection can be performed by developing a program that can count the number of transmit data and by referencing the TXSF6 flag.

Figure 15-16 shows an example of the continuous transmission processing flow.








Figure 15-17 shows the timing of starting continuous transmission, and Figure 15-18 shows the timing of ending continuous transmission.





Figure 15-17. Timing of Starting Continuous Transmission

**Note** When ASIF6 is read, there is a period in which TXBF6 and TXSF6 = 1, 1. Therefore, judge whether writing is enabled using only the TXBF6 bit.

**Remark** TxD6: TxD6 pin (output)

- INTST6: Interrupt request signal
- TXB6: Transmit buffer register 6
- TXS6: Transmit shift register 6
- ASIF6: Asynchronous serial interface transmission status register 6
- TXBF6: Bit 1 of ASIF6
- TXSF6: Bit 0 of ASIF6



#### Figure 15-18. Timing of Ending Continuous Transmission

lemark	TxD6:	IxD6 pin (output)
	INTST6:	Interrupt request signal
	TXB6:	Transmit buffer register 6
	TXS6:	Transmit shift register 6
	ASIF6:	Asynchronous serial interface transmission status register 6
	TXBF6:	Bit 1 of ASIF6
	TXSF6:	Bit 0 of ASIF6
	POWER6:	Bit 7 of asynchronous serial interface operation mode register (ASIM6)
	TXE6:	Bit 6 of asynchronous serial interface operation mode register (ASIM6)


#### (e) Normal reception

Reception is enabled and the RxD6 pin input is sampled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1.

The 8-bit counter of the baud rate generator starts counting when the falling edge of the RxD6 pin input is detected. When the set value of baud rate generator control register 6 (BRGC6) has been counted, the RxD6 pin input is sampled again ( $\bigtriangledown$  in Figure 15-19). If the RxD6 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in the receive shift register (RXS6) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR6) is generated and the data of RXS6 is written to receive buffer register 6 (RXB6). If an overrun error (OVE6) occurs, however, the receive data is not written to RXB6.

Even if a parity error (PE6) occurs while reception is in progress, reception continues to the reception position of the stop bit, and a reception error interrupt (INTSR6/INTSRE6) is generated on completion of reception.





- Cautions 1. If a reception error occurs, read ASIS6 and then RXB6 to clear the error flag. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
  - 2. Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.
  - 3. Be sure to read asynchronous serial interface reception error status register 6 (ASIS6) before reading RXB6.

#### (f) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 6 (ASIS6) is set as a result of data reception, a reception error interrupt request (INTSR6/INTSRE6) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS6 in the reception error interrupt (INTSR6/INTSRE6) servicing (see **Figure 15-6**).

The contents of ASIS6 are cleared to 0 when ASIS6 is read.

Table 15-3.	Cause of	Reception Error
-------------	----------	-----------------

Reception Error	Cause
Parity error	The parity specified for transmission does not match the parity of the receive data.
Framing error	Stop bit is not detected.
Overrun error	Reception of the next data is completed before data is read from receive buffer register 6 (RXB6).

The reception error interrupt can be separated into reception completion interrupt (INTSR6) and error interrupt (INTSRE6) by clearing bit 0 (ISRM6) of asynchronous serial interface operation mode register 6 (ASIM6) to 0.

#### Figure 15-20. Reception Error Interrupt

1. If ISRM6 is cleared to 0 (reception completion interrupt (INTSR6) and error interrupt (INTSRE6) are separated)

(a) No	error during reception	(b)	Error during reception
INTSR6		INTSR6	
INTSRE6		INTSRE6	
2. If ISRM6 i	s set to 1 (error interrupt is	included in INTSR6)	
(a) No	error during reception	(b)	Error during reception
INTSR6		INTSR6	
INTSRE6		INTSRE6	


#### (g) Noise filter of receive data

The RXD6 signal is sampled with the base clock output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 15-21, the internal processing of the reception operation is delayed by two clocks from the external signal status.






#### (h) SBF transmission

When the device is use in LIN communication operation, the SBF (Synchronous Break Field) transmission control function is used for transmission. For the transmission operation of LIN, see Figure 15-1 LIN Transmission Operation.

When bit 7 (POWER6) of asynchronous serial interface mode register 6 (ASIM6) is set to 1, the TxD6 pin outputs high level. Next, when bit 6 (TXE6) of ASIM6 is set to 1, the transmission enabled status is entered, and SBF transmission is started by setting bit 5 (SBTT6) of asynchronous serial interface control register 6 (ASICL6) to 1.

Thereafter, a low level of bits 13 to 20 (set by bits 4 to 2 (SBL62 to SBL60) of ASICL6) is output. Following the end of SBF transmission, the transmission completion interrupt request (INTST6) is generated and SBTT6 is automatically cleared. Thereafter, the normal transmission mode is restored.

Transmission is suspended until the data to be transmitted next is written to transmit buffer register 6 (TXB6), or until SBTT6 is set to 1.



INTST6: Transmission completion interrupt request

SBTT6: Bit 5 of asynchronous serial interface control register 6 (ASICL6)

#### (i) SBF reception


When the device is used in LIN communication operation, the SBF (Synchronous Break Field) reception control function is used for reception. For the reception operation of LIN, see **Figure 15-2 LIN Reception Operation**.

Reception is enabled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1. SBF reception is enabled when bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6) is set to 1. In the SBF reception enabled status, the RxD6 pin is sampled and the start bit is detected in the same manner as the normal reception enable status.

When the start bit has been detected, reception is started, and serial data is sequentially stored in the receive shift register 6 (RXS6) at the set baud rate. When the stop bit is received and if the width of SBF is 11 bits or more, a reception completion interrupt request (INTSR6) is generated as normal processing. At this time, the SBRF6 and SBRT6 bits are automatically cleared, and SBF reception ends. Detection of errors, such as OVE6, PE6, and FE6 (bits 0 to 2 of asynchronous serial interface reception error status register 6 (ASIS6)) is suppressed, and error detection processing of UART communication is not performed. In addition, data transfer between receive shift register 6 (RXS6) and receive buffer register 6 (RXB6) is not performed, and the reset value of FFH is retained. If the width of SBF is 10 bits or less, an interrupt does not occur as error processing after the stop bit has been received, and the SBF reception mode is restored. In this case, the SBRF6 and SBRT6 bits are not cleared.

#### Figure 15-23. SBF Reception

#### 1. Normal SBF reception (stop bit is detected with a width of more than 10.5 bits)



#### 2. SBF reception error (stop bit is detected with a width of 10.5 bits or less)

	RxD6		1	2	2	3	 4	 5	6	 7	8	 9	10	
														1
	SBRT6													;
	/SBRF6													:
		_												:
														1
														1
	INTSR6 "0"													1
	0									 	 			1
			<u>.</u>	<i></i>										
emark	RxD6:	RxD	6 pir	n (inp	ut)									

 Remark
 RxD6:
 RxD6 pin (input)

 SBRT6:
 Bit 6 of asynchronous serial interface control register 6 (ASICL6)

 SBRF6:
 Bit 7 of ASICL6

 INTSR6:
 Reception completion interrupt request

#### 15.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and an 8-bit programmable counter, and generates a serial clock for transmission/reception of UART6.

Separate 8-bit counters are provided for transmission and reception.

#### (1) Configuration of baud rate generator

Base clock

The clock selected by bits 3 to 0 (TPS63 to TPS60) of clock selection register 6 (CKSR6) is supplied to each module when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is 1. This clock is called the base clock and its frequency is called  $f_{XCLK6}$ . The base clock is fixed to low level when POWER6 = 0.

• Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when POWER6 = 1 and TXE6 = 1.

The counter is cleared to 0 when the first data transmitted is written to transmit buffer register 6 (TXB6).

If data are continuously transmitted, the counter is cleared to 0 again when one frame of data has been completely transmitted. If there is no data to be transmitted next, the counter is not cleared to 0 and continues counting until POWER6 or TXE6 is cleared to 0.

Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 5 (RXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.




Figure 15-24. Configuration of Baud Rate Generator

Remark POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

TXE6: Bit 6 of ASIM6

RXE6: Bit 5 of ASIM6

CKSR6: Clock selection register 6

BRGC6: Baud rate generator control register 6

#### (2) Generation of serial clock

A serial clock to be generated can be specified by using clock selection register 6 (CKSR6) and baud rate generator control register 6 (BRGC6).

The clock to be input to the 8-bit counter can be set by bits 3 to 0 (TPS63 to TPS60) of CKSR6 and the division value (fxcLk6/4 to fxcLk6/255) of the 8-bit counter can be set by bits 7 to 0 (MDL67 to MDL60) of BRGC6.

#### 15.4.4 Calculation of baud rate

#### (1) Baud rate calculation expression

The baud rate can be calculated by the following expression.

• Baud rate = 
$$\frac{f_{XCLK6}}{2 \times k}$$
 [bps]

fxclk6: Frequency of base clock selected by TPS63 to TPS60 bits of CKSR6 register

k: Value set by MDL67 to MDL60 bits of BRGC6 register (k = 4, 5, 6, ..., 255)

TPS63	TPS62	TPS61	TPS60	Base Clock (fxcLK6) Selection <sup>Note 1</sup>					
					f <sub>PRS</sub> = 2 MHz	f <sub>PRS</sub> = 5 MHz	f <sub>PRS</sub> = 10 MHz	f <sub>PRS</sub> = 20 MHz	
0	0	0	0	fprs <sup>Note 2</sup>	2 MHz	5 MHz	10 MHz	20 MHz	
0	0	0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz	
0	0	1	0	fprs/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz	
0	0	1	1	fprs/2 <sup>3</sup>	250 kHz	625 kHz	1.25 MHz	2.5 MHz	
0	1	0	0	fprs/2 <sup>4</sup>	125 kHz	312.5 kHz	625 kHz	1.25 MHz	
0	1	0	1	f <sub>PRS</sub> /2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz	
0	1	1	0	fprs/26	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz	
0	1	1	1	fprs/27	15.625 kHz	39.06 kHz	78.13 kHz	156.25 kHz	
1	0	0	0	fprs/2 <sup>8</sup>	7.813 kHz	19.53 kHz	39.06 kHz	78.13 kHz	
1	0	0	1	fprs/2 <sup>9</sup>	3.906 kHz	9.77 kHz	19.53 kHz	39.06 kHz	
1	0	1	0	fprs/2 <sup>10</sup>	1.953 kHz	4.88 kHz	9.77 kHz	19.53 kHz	
1	0	1	1	TM50 o	utput <sup>Note 3</sup>				
Other than above					prohibited				

Table 15-4. Set Value of TPS63 to TPS60

- **Notes 1.** If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.
  - VDD = 4.0 to 5.5 V: fPRs  $\leq$  20 MHz
  - VDD = 2.7 to 4.0 V: fPRs  $\leq$  10 MHz
  - $V_{DD} = 1.8$  to 2.7 V: fPRs  $\leq 5$  MHz (Standard and (A) grade products only)
  - 2. If the peripheral hardware clock (fPRs) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V  $\leq$  VDD < 2.7 V, the setting of TPS63 = TPS62 = TPS61 = TPS60 = 0 (base clock: fPRs) is prohibited.
  - 3. Note the following points when selecting the TM50 output as the base clock.
    - Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0)

Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).

• PWM mode (TMC506 = 1)

Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.

It is not necessary to enable (TOE50 = 1) TO50 output in any mode.

#### (2) Error of baud rate

<R>

<R>

The baud rate error can be calculated by the following expression.

- Error (%) =  $\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} 1\right) \times 100 [\%]$
- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
  - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.
- Example: Frequency of base clock = 10 MHz = 10,000,000 Hz Set value of MDL67 to MDL60 bits of BRGC6 register = 00100001B (k = 33) Target baud rate = 153600 bps

Baud rate = 10 M / (2 × 33) = 10000000 / (2 × 33) = 151,515 [bps]

Error = (151515/153600 - 1) × 100 = -1.357 [%]

#### (3) Example of setting baud rate

Baud		fPRS = 2.0 MHz fPRS = 5.0			= 5.0 MHz	z fprs = 10.0 MHz					fprs = 20.0 MHz					
Rate [bps]	TPS63- TPS60	k	Calculated Value	ERR [%]	TPS63- TPS60	k	Calculated Value	ERR [%]	TPS63- TPS60	k	Calculated Value	ERR [%]	TPS63- TPS60	k	Calculated Value	ERR [%]
300	8H	13	301	0.16	7H	65	301	0.16	8H	65	301	0.16	9H	65	301	0.16
600	7H	13	601	0.16	6H	65	601	0.16	7H	65	601	0.16	8H	65	601	0.16
1200	6H	13	1202	0.16	5H	65	1202	0.16	6H	65	1202	0.16	7H	65	1202	0.16
2400	5H	13	2404	0.16	4H	65	2404	0.16	5H	65	2404	0.16	6H	65	2404	0.16
4800	4H	13	4808	0.16	ЗH	65	4808	0.16	4H	65	4808	0.16	5H	65	4808	0.16
9600	ЗН	13	9615	0.16	2H	65	9615	0.16	ЗН	65	9615	0.16	4H	65	9615	0.16
19200	2H	13	19231	0.16	1H	65	19231	0.16	2H	65	19231	0.16	зн	65	19231	0.16
24000	1H	21	23810	-0.79	ЗH	13	24038	0.16	4H	13	24038	0.16	5H	13	24038	0.16
31250	1H	16	31250	0	4H	5	31250	0	5H	5	31250	0	6H	5	31250	0
38400	1H	13	38462	0.16	он	65	38462	0.16	1H	65	38462	0.16	2H	65	38462	0.16
48000	ОH	21	47619	-0.79	2H	13	48077	0.16	ЗН	13	48077	0.16	4H	13	48077	0.16
76800	ОH	13	76923	0.16	ОH	33	75758	-1.36	ОH	65	76923	0.16	1H	65	76923	0.16
115200	ОH	9	111111	-3.55	1H	11	113636	-1.36	он	43	116279	0.94	0H	87	114943	-0.22
153600	-	-	_	_	1H	8	156250	1.73	ОH	33	151515	-1.36	1H	33	151515	-1.36
312500	_	-	_	-	0H	8	312500	0	1H	8	312500	0	2H	8	312500	0
625000	-	١	_	I	он	4	625000	0	1H	4	625000	0	2H	4	625000	0

Table 15-5. Set Data of Baud Rate Generator

Remark TPS63 to TPS60: Bits 3 to 0 of clock selection register 6 (CKSR6) (setting of base clock (fxcLK6))

k:

Value set by MDL67 to MDL60 bits of baud rate generator control register 6 (BRGC6) (k = 4, 5, 6, ..., 255)


(BhGC0) (K = 4, 5, 0, ..., 25)


fprs: ERR: Peripheral hardware clock frequency Baud rate error

#### (4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

# Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.





As shown in Figure 15-25, the latch timing of the receive data is determined by the counter set by baud rate generator control register 6 (BRGC6) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$ 

Brate:Baud rate of UART6k:Set value of BRGC6FL:1-bit data lengthMargin of latch timing: 2 clocks

Minimum permissible data frame length: FLmin =  $11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k}$  FL

Therefore, the maximum receivable baud rate at the transmission destination is as follows.

BRmax = 
$$(FLmin/11)^{-1} = \frac{22k}{21k+2}$$
 Brate

Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission destination is as follows.

BRmin = 
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The permissible baud rate error between UART6 and the transmission destination can be calculated from the above minimum and maximum baud rate expressions, as follows.

Table 15-6. Maximum/Minimum Permissible Baud Rate Error

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
4	+2.33%	-2.44%
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%


Remarks 1. The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.

2. k: Set value of BRGC6

#### (5) Data frame length during continuous transmission

When data is continuously transmitted, the data frame length from a stop bit to the next start bit is extended by two clocks of base clock from the normal value. However, the result of communication is not affected because the timing is initialized on the reception side when the start bit is detected.

#### Figure 15-26. Data Frame Length During Continuous Transmission



Where the 1-bit data length is FL, the stop bit length is FLstp, and base clock frequency is fxcLK6, the following expression is satisfied.

FLstp = FL + 2/fxclk6

Therefore, the data frame length during continuous transmission is:

Data frame length =  $11 \times FL + 2/f_{XCLK6}$ 

# CHAPTER 16 SERIAL INTERFACE CSI10

## 16.1 Functions of Serial Interface CSI10

Serial interface CSI10 has the following two modes.

- Operation stop mode
- 3-wire serial I/O mode

#### (1) Operation stop mode

This mode is used when serial communication is not performed and can enable a reduction in the power consumption.

For details, see 16.4.1 Operation stop mode.

#### (2) 3-wire serial I/O mode (MSB/LSB-first selectable)

This mode is used to communicate 8-bit data using three lines: a serial clock line (SCK10) and two serial data lines (SI10 and SO10).

The processing time of data communication can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is communicated with the MSB or LSB first can be specified, so this interface can be connected to any device.

The 3-wire serial I/O mode is used for connecting peripheral ICs and display controllers with a clocked serial interface.


For details, see 16.4.2 3-wire serial I/O mode.


# 16.2 Configuration of Serial Interface CSI10

Serial interface CSI10 includes the following hardware.

Table 16-1.	<b>Configuration of Serial Interface CSI10</b>
-------------	--

Item	Configuration
Controller	Transmit controller Clock start/stop controller & clock phase controller
Registers	Transmit buffer register 10 (SOTB10) Serial I/O shift register 10 (SIO10)
Control registers	Serial operation mode register 10 (CSIM10) Serial clock selection register 10 (CSIC10) Port mode register 1 (PM1) Port register 1 (P1)





#### (1) Transmit buffer register 10 (SOTB10)

This register sets the transmit data.

Transmission/reception is started by writing data to SOTB10 when bit 7 (CSIE10) and bit 6 (TRMD10) of serial operation mode register 10 (CSIM10) is 1.

The data written to SOTB10 is converted from parallel data into serial data by serial I/O shift register 10, and output to the serial output pin (SO10).

SOTB10 can be written or read by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

#### Caution Do not access SOTB10 when CSOT10 = 1 (during serial communication).

#### (2) Serial I/O shift register 10 (SIO10)

This is an 8-bit register that converts data from parallel data into serial data and vice versa.

This register can be read by an 8-bit memory manipulation instruction.

Reception is started by reading data from SIO10 if bit 6 (TRMD10) of serial operation mode register 10 (CSIM10) is 0.

During reception, the data is read from the serial input pin (SI10) to SIO10. Reset signal generation sets this register to 00H.

Caution Do not access SIO10 when CSOT10 = 1 (during serial communication).

# 16.3 Registers Controlling Serial Interface CSI10

Serial interface CSI10 is controlled by the following four registers.


- Serial operation mode register 10 (CSIM10)
- Serial clock selection register 10 (CSIC10)
- Port mode register 1 (PM1)
- Port register 1 (P1)

#### (1) Serial operation mode register 10 (CSIM10)

CSIM10 is used to select the operation mode and enable or disable operation. CSIM10 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 00H.

#### Figure 16-2. Format of Serial Operation Mode Register 10 (CSIM10)

Address: FF80H After reset: 00H R/W<sup>Note 1</sup>



(	CSIE10	Operation control in 3-wire serial I/O mode
	0	Disables operation <sup>Note 2</sup> and asynchronously resets the internal circuit <sup>Note 3</sup> .
	1	Enables operation

TRMD10 <sup>Note 4</sup>	Transmit/receive mode control			
0 <sup>Note 5</sup>	Receive mode (transmission disabled).			
1	Transmit/receive mode			

D	0IR10 <sup>Note 6</sup>	First bit specification
	0	MSB
	1	LSB

CSOT10	Communication status flag			
0	Communication is stopped.			
1	Communication is in progress.			

#### Notes 1. Bit 0 is a read-only bit.

- To use P10/SCK10/TxD0 and P12/SO10 as general-purpose ports, set CSIM10 in the default status (00H).
- 3. Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.
- **4.** Do not rewrite TRMD10 when CSOT10 = 1 (during serial communication).
- 5. The SO10 output (see Figure 16-1) is fixed to the low level when TRMD10 is 0. Reception is started when data is read from SIO10.
- **6.** Do not rewrite DIR10 when CSOT10 = 1 (during serial communication).

Caution Be sure to clear bit 5 to 0.

#### (2) Serial clock selection register 10 (CSIC10)

This register specifies the timing of the data transmission/reception and sets the serial clock. CSIC10 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 00H.

# Figure 16-3. Format of Serial Clock Selection Register 10 (CSIC10)

1

CKS101

0

CKS100

Туре

1

Address: FF81H After reset: 00H R/W Symbol 7 6 5 4 3 2 CSIC10 0 0 0 CKP10 DAP10 CKS102 CKP10 DAP10 Specification of data transmission/reception timing 0 0 

		SO10 XD7XD6XD5XD4XD3XD2XD1XD0 SI10 input timing	
0	1	SCK10         CCK10         CCK10 <th< td=""><td>2</td></th<>	2
1	0	SCK10            SO10            SD10            SI10 input timing	3
1	1	SCK10            SO10         XD7XD6XD5XD4XD3XD2XD1XD0           SI10 input timing	4

CKS102	CKS101	CKS100		CSI10 serial clock selection <sup>Notes 1, 2</sup>				
				f <sub>PRS</sub> = 2 MHz	f <sub>PRS</sub> = 5 MHz	f <sub>PRS</sub> = 10 MHz	f <sub>PRS</sub> = 20 MHz	
0	0	0	fprs/2	1 MHz	2.5 MHz	5 MHz	Setting prohibited	Master mode
0	0	1	fprs/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz	
0	1	0	fprs/2 <sup>3</sup>	250 kHz	625 kHz	1.25 MHz	2.5 MHz	
0	1	1	fprs/24	125 kHz	312.5 kHz	625 kHz	1.25 MHz	
1	0	0	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz	
1	0	1	fprs/26	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz	
1	1	0	fprs/27	15.63 kHz	39.06 kHz	78.13 kHz	156.25 kHz	
1	1	1	Externa	al clock input	to SCK10			Slave mode

<R>

- Note 1. If the peripheral hardware clock (fPRs) operates on the high-speed system clock (fxH) (XSEL = 1), the fPRs operating frequency varies depending on the supply voltage.
  - VDD = 4.0 to 5.5 V: fprs  $\leq$  20 MHz
  - VDD = 2.7 to 4.0 V: fPRs  $\leq$  10 MHz
  - $V_{DD} = 1.8$  to 2.7 V: fPRs  $\leq 5$  MHz (Standard and (A) grade products only)

< R> Note 2. Set the serial clock to satisfy the following conditions.

Supply Voltage	Standard Products	(A) Grade Products	(A2) Grade Products
V <sub>DD</sub> = 4.0 to 5.5 V	Serial clock $\leq$ 6.25 MHz	Serial clock $\leq$ 5 MHz	Serial clock $\leq$ 5 MHz
V <sub>DD</sub> = 2.7 to 4.0 V	Serial clock $\leq$ 4 MHz	Serial clock $\leq$ 2.5 MHz	Serial clock $\leq$ 2.5 MHz
V <sub>DD</sub> = 1.8 to 2.7 V	Serial clock $\leq$ 2 MHz	Serial clock $\leq$ 1.66 MHz	=

Cautions 1. Do not write to CSIC10 while CSIE10 = 1 (operation enabled).

- 2. To use P10/SCK10/TxD0 and P12/SO10 as general-purpose ports, set CSIC10 in the default status (00H).
- 3. The phase type of the data clock is type 1 after reset.

Remark fPRs: Peripheral hardware clock frequency

#### (3) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using P10/SCK10/TxD0 as the clock output pin of the serial interface, clear PM10 to 0, and set the output latch of P10 to 1.

When using P12/SO10 as the data output pin of the serial interface, clear PM12 and the output latch of P12 to 0. When using P10/ $\overline{SCK10}/TxD0$  as the clock input pin of the serial interface, P11/SI10/RxD0 as the data input pin, set PM10 and PM11 to 1. At this time, the output latches of P10 and P11 may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

#### Figure 16-4. Format of Port Mode Register 1 (PM1)

 Address:
 FF21H
 After reset:
 FFH
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 PM1
 PM17
 PM16
 PM15
 PM14
 PM13
 PM12
 PM11
 PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

## 16.4 Operation of Serial Interface CSI10

Serial interface CSI10 can be used in the following two modes.

- Operation stop mode
- 3-wire serial I/O mode

#### 16.4.1 Operation stop mode

Serial communication is not executed in this mode. Therefore, the power consumption can be reduced. In addition, the  $P10/\overline{SCK10}/TxD0$ , P11/SI10/RxD0, and P12/SO10 pins can be used as ordinary I/O port pins in this mode.

#### (1) Register used

The operation stop mode is set by serial operation mode register 10 (CSIM10). To set the operation stop mode, clear bit 7 (CSIE10) of CSIM10 to 0.

#### (a) Serial operation mode register 10 (CSIM10)

CSIM10 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets CSIM10 to 00H.

Address: FF80H After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
CSIM10	CSIE10	TRMD10	0	DIR10	0	0	0	CSOT10

CSIE10	Operation control in 3-wire serial I/O mode
0	Disables operation <sup>Note 1</sup> and asynchronously resets the internal circuit <sup>Note 2</sup> .

- **Notes 1.** To use P10/SCK10/TxD0 and P12/SO10 as general-purpose ports, set CSIM10 in the default status (00H).
  - 2. Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.

#### 16.4.2 3-wire serial I/O mode

The 3-wire serial I/O mode is used for connecting peripheral ICs and display controllers with a clocked serial interface.

In this mode, communication is executed by using three lines: the serial clock (SCK10), serial output (SO10), and serial input (SI10) lines.

#### (1) Registers used

- Serial operation mode register 10 (CSIM10)
- Serial clock selection register 10 (CSIC10)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the 3-wire serial I/O mode is as follows.

- <1> Set the CSIC10 register (see Figures 16-3).
- <2> Set bits 4, and 6 (DIR10, and TRMD10) of the CSIM10 register (see Figures 16-2).
- <3> Set bit 7 (CSIE10) of the CSIM10 register to 1.  $\rightarrow$  Transmission/reception is enabled.
- <4> Write data to transmit buffer register 10 (SOTB10). → Data transmission/reception is started. Read data from serial I/O shift register 10 (SIO10). → Data reception is started.

# Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

CSIE10	TRMD10	PM11	P11	PM12	P12	PM10	P10	CSI10		Pin Function	
								Operation	SI10/RxD0/ P11	SO10/P12	SCK10/ TxD0/P10
0	×	× <sup>Note 1</sup>	$\times^{\text{Note 1}}$	$\times^{\text{Note 1}}$	× <sup>Note 1</sup>	× <sup>Note 1</sup>	× <sup>Note 1</sup>	Stop	R×D0/P11	P12	TxD0/ P10 <sup>Note 2</sup>
1	0	1	×	× <sup>Note 1</sup>	× <sup>Note 1</sup>	1	×	Slave reception <sup>Note 3</sup>	SI10	P12	SCK10 (input) <sup>Note 3</sup>
1	1	× <sup>Note 1</sup>	× <sup>Note 1</sup>	0	0	1	×	Slave transmission <sup>Note 3</sup>	RxD0/P11	SO10	SCK10 (input) <sup>Note 3</sup>
1	1	1	×	0	0	1	×	Slave transmission/ reception <sup>Note 3</sup>	SI10	SO10	SCK10 (input) <sup>Note 3</sup>
1	0	1	×	× <sup>Note 1</sup>	× <sup>Note 1</sup>	0	1	Master reception	SI10	P12	SCK10 (output)
1	1	× <sup>Note 1</sup>	× <sup>Note 1</sup>	0	0	0	1	Master transmission	RxD0/P11	SO10	SCK10 (output)
1	1	1	×	0	0	0	1	Master transmission/ reception	SI10	SO10	SCK10 (output)

#### Table 16-2. Relationship Between Register Settings and Pins

Notes 1. Can be set as port function.

- 2. To use P10/SCK10/TxD0 as port pins, clear CKP10 to 0.
- 3. To use the slave mode, set CKS102, CKS101, and CKS100 to 1, 1, 1.

Remark	×:	don't care
	CSIE10:	Bit 7 of serial operation mode register 10 (CSIM10)
	TRMD10:	Bit 6 of CSIM10
	CKP10:	Bit 4 of serial clock selection register 10 (CSIC10)
	CKS102, CKS101, CKS100:	Bits 2 to 0 of CSIC10
	PM1×:	Port mode register
	P1×:	Port output latch

#### (2) Communication operation


In the 3-wire serial I/O mode, data is transmitted or received in 8-bit units. Each bit of the data is transmitted or received in synchronization with the serial clock.

Data can be transmitted or received if bit 6 (TRMD10) of serial operation mode register 10 (CSIM10) is 1. Transmission/reception is started when a value is written to transmit buffer register 10 (SOTB10). In addition, data can be received when bit 6 (TRMD10) of serial operation mode register 10 (CSIM10) is 0.


Reception is started when data is read from serial I/O shift register 10 (SIO10).

After communication has been started, bit 0 (CSOT10) of CSIM10 is set to 1. When communication of 8-bit data has been completed, a communication completion interrupt request flag (CSIIF10) is set, and CSOT10 is cleared to 0. Then the next communication is enabled.

# Caution Do not access the control register and data register when CSOT10 = 1 (during serial communication).



#### Figure 16-5. Timing in 3-Wire Serial I/O Mode (1/2)




#### Figure 16-5. Timing in 3-Wire Serial I/O Mode (2/2)

(b) Transmission/reception timing (Type 2: TRMD10 = 1, DIR10 = 0, CKP10 = 0, DAP10 = 1)


55H is written to SOTB10.

Figure 16-6. Timing of Clock/Data Phase


# (a) Type 1: CKP10 = 0, DAP10 = 0, DIR10 = 0




(b) Type 2: CKP10 = 0, DAP10 = 1, DIR10 = 0




(c) Type 3: CKP10 = 1, DAP10 = 0, DIR10 = 0



(d) Type 4: CKP10 = 1, DAP10 = 1, DIR10 = 0






#### (3) Timing of output to SO10 pin (first bit)


When communication is started, the value of transmit buffer register 10 (SOTB10) is output from the SO10 pin. The output operation of the first bit at this time is described below.

Figure 16-7. Output Operation of First Bit (1/2)



(a) Type 1: CKP10 = 0, DAP10 = 0





The first bit is directly latched by the SOTB10 register to the output latch at the falling (or rising) edge of  $\overline{SCK10}$ , and output from the SO10 pin via an output selector. Then, the value of the SOTB10 register is transferred to the SIO10 register at the next rising (or falling) edge of  $\overline{SCK10}$ , and shifted one bit. At the same time, the first bit of the receive data is stored in the SIO10 register via the SI10 pin.

The second and subsequent bits are latched by the SIO10 register to the output latch at the next falling (or rising) edge of SCK10, and the data is output from the SO10 pin.





Figure 16-7. Output Operation of First Bit (2/2)

The first bit is directly latched by the SOTB10 register at the falling edge of the write signal of the SOTB10 register or the read signal of the SIO10 register, and output from the SO10 pin via an output selector. Then, the value of the SOTB10 register is transferred to the SIO10 register at the next falling (or rising) edge of SCK10, and shifted one bit. At the same time, the first bit of the receive data is stored in the SIO10 register via the SI10 pin. The second and subsequent bits are latched by the SIO10 register to the output latch at the next rising (or falling) edge of SCK10, and the data is output from the SO10 pin.

#### (4) Output value of SO10 pin (last bit)


After communication has been completed, the SO10 pin holds the output value of the last bit.



(a) Type 1: CKP10 = 0, DAP10 = 0

Figure 16-8. Output Value of SO10 Pin (Last Bit) (1/2)

Figure 16-8. Output Value of SO10 Pin (Last Bit) (2/2)



## (5) SO10 output (see Figures 16-1)

The status of the SO10 output is as follows if bit 7 (CSIE10) of serial operation mode register 10 (CSIM10) is cleared to 0.

TRMD10	DAP10	DIR10	SO10 Output <sup>Note 1</sup>
$TRMD10 = 0^{Note 2}$	-	-	Outputs low level <sup>Note 2</sup>
TRMD10 = 1	DAP10 = 0	-	Value of SO10 latch (low-level output)
	DAP10 = 1	DIR10 = 0	Value of bit 7 of SOTB10
		DIR10 = 1	Value of bit 0 of SOTB10

Table 16-3. SO10 Output Status

- Notes 1. The actual output of the SO10/P12 pin is determined according to PM12 and P12, as well as the SO10 output.
  - 2. Status after reset

Caution If a value is written to TRMD10, DAP10, and DIR10, the output value of SO10 changes.

#### CHAPTER 17 SERIAL INTERFACE IICO

#### 17.1 Functions of Serial Interface IIC0

Serial interface IIC0 has the following two modes.

#### (1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

#### (2) I<sup>2</sup>C bus mode (multimaster supported)


This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

This mode complies with the l<sup>2</sup>C bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the l<sup>2</sup>C bus.

Since the SCL0 and SDA0 pins are used for open drain outputs, IIC0 requires pull-up resistors for the serial clock line and the serial data bus line.

# <R> Caution Do not use serial interface IIC0 and the multiplier/divider simultaneously, because various flags corresponding to interrupt request sources are shared among serial interface IIC0 and the multiplier/divider.

Figure 17-1 shows a block diagram of serial interface IIC0.



#### Figure 17-1. Block Diagram of Serial Interface IIC0

Figure 17-2 shows a serial bus configuration example.




Figure 17-2. Serial Bus Configuration Example Using I<sup>2</sup>C Bus

# 17.2 Configuration of Serial Interface IIC0

Serial interface IIC0 includes the following hardware.

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICF0) IIC clock selection register 0 (IICCL0) IIC function expansion register 0 (IICX0) Port mode register 6 (PM6) Port register 6 (P6)

#### Table 17-1. Configuration of Serial Interface IIC0

# (1) IIC shift register 0 (IIC0)

IIC0 is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. IIC0 can be used for both transmission and reception.

The actual transmit and receive operations can be controlled by writing and reading operations to IICO.

Cancel the wait state and start data transfer by writing data to IIC0 during the wait period.

IIC0 is set by an 8-bit memory manipulation instruction.

Reset signal generation clears IIC0 to 00H.

#### Figure 17-3. Format of IIC Shift Register 0 (IIC0)

Address: FFA5H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IIC0								

#### Cautions 1. Do not write data to IIC0 during data transfer.

2. Write or read IIC0 only during the wait period. Accessing IIC0 in a communication state other than during the wait period is prohibited. When the device serves as the master, however, IIC0 can be written only once after the communication trigger bit (STT0) is set to 1.


#### (2) Slave address register 0 (SVA0)

This register stores local addresses when in slave mode.

SVA0 is set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while STD0 = 1 (while the start condition is detected). Reset signal generation clears SVA0 to 00H.

#### Figure 17-4. Format of Slave Address Register 0 (SVA0)



Note Bit 0 is fixed to 0.

#### (3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

#### (4) Wake-up controller

This circuit generates an interrupt request (INTIIC0) when the address received by this register matches the address value set to slave address register 0 (SVA0) or when an extension code is received.

#### (5) Prescaler

This selects the sampling clock to be used.

#### (6) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

# (7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0). An  $I^2C$  interrupt request is generated by the following two triggers.

- · Falling edge of eighth or ninth clock of the serial clock (set by WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by SPIE0 bit)

Remark WTIM0 bit: Bit 3 of IIC control register 0 (IICC0) SPIE0 bit: Bit 4 of IIC control register 0 (IICC0)

#### (8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

#### (9) Serial clock wait controller

This circuit controls the wait timing.

(10) ACK generator, stop condition detector, start condition detector, and ACK detector These circuits generate and detect each status.

#### (11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

#### (12) Start condition generator

This circuit generates a start condition when the STT0 bit is set to 1. However, in the communication reservation disabled status (IICRSV bit = 1), when the bus is not released (IICBSY bit = 1), start condition requests are ignored and the STCF bit is set to 1.

#### (13) Stop condition generator

This circuit generates a stop condition when the SPT0 bit is set to 1.

# (14) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCEN bit.

Remark	STT0 bit:	Bit 1 of IIC control register 0 (IICC0)
	SPT0 bit:	Bit 0 of IIC control register 0 (IICC0)
	IICRSV bit:	Bit 0 of IIC flag register 0 (IICF0)
	IICBSY bit:	Bit 6 of IIC flag register 0 (IICF0)
	STCF bit:	Bit 7 of IIC flag register 0 (IICF0)
	STCEN bit:	Bit 1 of IIC flag register 0 (IICF0)

# 17.3 Registers to Control Serial Interface IIC0

Serial interface IIC0 is controlled by the following seven registers.

- IIC control register 0 (IICC0)
- IIC flag register 0 (IICF0)
- IIC status register 0 (IICS0)
- IIC clock selection register 0 (IICCL0)
- IIC function expansion register 0 (IICX0)
- Port mode register 6 (PM6)
- Port register 6 (P6)

# (1) IIC control register 0 (IICC0)

This register is used to enable/stop I<sup>2</sup>C operations, set wait timing, and set other I<sup>2</sup>C operations.

IICC0 is set by a 1-bit or 8-bit memory manipulation instruction. However, set the SPIE0, WTIM0, and ACKE0 bits while IICE0 bit = 0 or during the wait period. These bits can be set at the same time when the IICE0 bit is set from "0" to "1".

Reset signal generation clears IICC0 to 00H.

# Figure 17-5. Format of IIC Control Register 0 (IICC0) (1/4)

Address: Fl	FA6H	After reset: 00	H R/W						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IICC0	IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0	

IICE0	I <sup>2</sup> C operation enable		
0	Stop operation. Reset IIC status register 0 (IICS0) <sup>Note 1</sup> . Stop internal operation.		
1	Enable operation.		
Be sure to se	Be sure to set this bit (1) while the SCL0 and SDA0 lines are at high level.		
Condition for	clearing (IICE0 = 0)	Condition for setting (IICE0 = 1)	
Cleared by instruction     Reset		Set by instruction	

LREL0 <sup>Note 2</sup>	Exit from communications			
0	Normal operation			
1	This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCL0 and SDA0 lines are set to high impedance. The following flags of IIC control register 0 (IICC0) and IIC status register 0 (IICS0) are cleared to 0. • STT0 • SPT0 • MSTS0 • EXC0 • COI0 • TRC0 • ACKD0 • STD0			
are met.	The standby mode following exit from communications remains in effect until the following communications entry conditions are met. • After a stop condition is detected, restart is in master mode. • An address match or extension code reception occurs after the start condition.			
Condition for	ondition for clearing (LREL0 = 0) Condition for setting (LREL0 = 1)			
<ul><li>Automatica</li><li>Reset</li></ul>	Ily cleared after execution	Set by instruction		

WREL0 <sup>Note 2</sup>	Wait cancellation		
0	Do not cancel wait		
1	Cancel wait. This setting is automatically cleared after wait is canceled.		
	When WREL0 is set (wait canceled) during the wait period at the ninth clock pulse in the transmission status (TRC0 = 1), the SDA0 line goes into the high impedance state (TRC0 = 0).		
Condition for clearing (WREL0 = 0)		Condition for setting (WREL0 = 1)	
<ul><li>Automatically cleared after execution</li><li>Reset</li></ul>		Set by instruction	

- **Notes 1.** The IICS0 register, the STCF0 and IICBSY bits of the IICF0 register, and the CLD0 and DAD0 bits of the IICCL0 register are reset.
  - **2.** This flag's signal is invalid when IICE0 = 0.
- Caution The start condition is detected immediately after  $I^2C$  is enabled to operate (IICE0 = 1) while the SCL0 line is at high level and the SDA0 line is at low level. Immediately after enabling  $I^2C$  to operate (IICE0 = 1), set LREL0 (1) by using a 1-bit memory manipulation instruction.

# Figure 17-5. Format of IIC Control Register 0 (IICC0) (2/4)

SPIE0 <sup>Note 1</sup>	Enable/disable generation of interrupt request when stop condition is detected		
0	Disable		
1	Enable		
Condition for clearing (SPIE0 = 0)		Condition for setting (SPIE0 = 1)	
Cleared by instruction     Reset		Set by instruction	

WTIM0 <sup>Note 1</sup>	Control of wait and interrupt request generation
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.

An interrupt is generated at the falling edge of the ninth clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock after an acknowledge (ACK) is issued. However, when the slave device has received an extension code, a wait is inserted at the falling edge of the eighth clock.

Condition for clearing (WTIM0 = 0)	Condition for setting (WTIM0 = 1)
Cleared by instruction     Reset	Set by instruction
• Heset	

ACKE0 <sup>Notes 1, 2</sup>	Acknowledgment control		
0	Disable acknowledgment.		
1	Enable acknowledgment. During the ninth clock period, the SDA0 line is set to low level.		
Condition for clearing (ACKE0 = 0)		Condition for setting (ACKE0 = 1)	
Cleared by instruction     Reset		Set by instruction	

Notes 1. This flag's signal is invalid when IICE0 = 0.

The set value is invalid during address transfer and if the code is not an extension code.
 When the device serves as a slave and the addresses match, an acknowledge is generated regardless of the set value.

STT0 <sup>Note</sup>	Start condition trigger				
0	Do not generate a start condition.				
1	<ul> <li>When bus is released (in STOP mode):</li> <li>Generate a start condition (for starting as master). When the SCL0 line is high level, the SDA0 line is changed from high level to low level and then the start condition is generated. Next, after the rated amount of time has elapsed, SCL0 is changed to low level (wait state).</li> <li>When a third party is communicating: <ul> <li>When communication reservation function is enabled (IICRSV = 0)</li> <li>Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released.</li> <li>When communication reservation function is disabled (IICRSV = 1)</li> <li>STCF is set to 1 and information that is set (1) to STT0 is cleared. No start condition is generated.</li> </ul> </li> <li>In the wait state (when master device): Generates a restart condition after releasing the wait.</li> </ul>				
<ul> <li>For mast</li> <li>For mast</li> <li>Cannot b</li> </ul>	<ul> <li>Cautions concerning set timing</li> <li>For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the waiting period when ACKE0 has been cleared to 0 and slave has been notified of final reception.</li> <li>For master transmission: A start condition cannot be generated normally during the acknowledge period. Set to 1 during the wait period that follows output of the ninth clock.</li> <li>Cannot be set to 1 at the same time as SPT0.</li> <li>Setting STT0 to 1 and then setting it again before it is cleared to 0 is prohibited.</li> </ul>				
Condition f	or clearing (STT0 = 0)	Condition for setting (STT0 = 1)			
<ul> <li>Cleared by setting SST0 to 1 while communication reservation is prohibited.</li> <li>Cleared by loss in arbitration</li> <li>Cleared after start condition is generated by master device</li> <li>Cleared by LREL0 = 1 (exit from communications)</li> <li>When IICE0 = 0 (operation stop)</li> <li>Reset</li> </ul>		Set by instruction			

**Note** This flag's signal is invalid when IICE0 = 0.

Remarks 1. Bit 1 (STT0) becomes 0 when it is read after data setting.

2. IICRSV: Bit 0 of IIC flag register (IICF0) STCF: Bit 7 of IIC flag register (IICF0)

SPT0	Stop condition trigger					
0	Stop condition is not generated.					
1	Stop condition is generated (termination of master device's transfer). After the SDA0 line goes to low level, either set the SCL0 line to high level or wait until it goes to high level. Next, after the rated amount of time has elapsed, the SDA0 line changes from low level to high level and a stop condition is generated.					
<ul> <li>For mas</li> <li>For mas</li> <li>Cannot I</li> <li>SPT0 ca</li> <li>When W stop con the wait of the nin</li> </ul>	be set to 1 at the in be set to 1 only (TIM0 has been of dition will be gen period following to nth clock.	ning Cannot be set to 1 during transfer. Can be set to 1 only in the waiting period when ACKE notified of final reception. A stop condition cannot be generated normally during during the wait period that follows output of the ninth same time as STT0. ✓ when in master mode <sup>Note</sup> . Heared to 0, if SPT0 is set to 1 during the wait period the erated during the high-level period of the ninth clock. We he output of eight clocks, and SPT0 should be set to 1 en setting it again before it is cleared to 0 is prohibited.	the acknowledge period. Therefore, set it clock. at follows output of eight clocks, note that a VTIM0 should be changed from 0 to 1 during			
Condition	for clearing (SPT	0 = 0)	Condition for setting (SPT0 = 1)			
<ul><li>Automat</li><li>Cleared</li></ul>		er stop condition is detected kit from communications)	Set by instruction			

# Figure 17-5. Format of IIC Control Register 0 (IICC0) (4/4)

- Note Set SPT0 to 1 only in master mode. However, SPT0 must be set to 1 and a stop condition generated before the first stop condition is detected following the switch to the operation enabled status. For details, see 17.5.15 Cautions.
- Caution When bit 3 (TRC0) of IIC status register 0 (IICS0) is set to 1, WREL0 is set to 1 during the ninth clock and wait is canceled, after which TRC0 is cleared and the SDA0 line is set to high impedance.

**Remark** Bit 0 (SPT0) becomes 0 when it is read after data setting.

# (2) IIC status register 0 (IICS0)

This register indicates the status of I<sup>2</sup>C.

IICS0 is read by a 1-bit or 8-bit memory manipulation instruction only when STT0 = 1 and during the wait period.

Reset signal generation clears IICS0 to 00H.

# Caution If data is read from IICS0, a wait cycle is generated. Do not read data from IICS0 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.

#### Figure 17-6. Format of IIC Status Register 0 (IICS0) (1/3)

Address: FFAAH		After reset:	00H R					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICS0	MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0

MSTS0	Master device status			
0	Slave device status or communication standby status			
1	Master device communication status			
Condition f	on for clearing (MSTS0 = 0) Condition for setting (MSTS0 = 1)			
When AL     Cleared b	top condition is detected D0 = 1 (arbitration loss) by LREL0 = 1 (exit from communications) E0 changes from 1 to 0 (operation stop)	When a start condition is generated		

ALD0	Detection of arbitration loss			
0	This status means either that there was no arbitration or that the arbitration result was a "win".			
1	This status indicates the arbitration result was a "loss". MSTS0 is cleared.			
Condition for	or clearing (ALD0 = 0)	Condition for setting (ALD0 = 1)		
	cally cleared after IICS0 is read <sup>Note</sup> E0 changes from 1 to 0 (operation stop)	<ul> <li>When the arbitration result is a "loss".</li> </ul>		

EXC0	Detection of extension code reception				
0	Extension code was not received.				
1	Extension code was received.				
Condition f	for clearing (EXC0 = 0)	Condition for setting (EXC0 = 1)			
<ul> <li>When a start condition is detected</li> <li>When a stop condition is detected</li> <li>Cleared by LREL0 = 1 (exit from communications)</li> <li>When IICE0 changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>		• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).			

**Note** This register is also cleared when a 1-bit memory manipulation instruction is executed for bits other than IICS0. Therefore, when using the ALD0 bit, read the data of this bit before the data of the other bits.

Remark LREL0: Bit 6 of IIC control register 0 (IICC0) IICE0: Bit 7 of IIC control register 0 (IICC0)

COI0	Detection of matching addresses				
0	Addresses do not match.				
1	Addresses match.				
Condition for clearing (COI0 = 0)		Condition for setting (COI0 = 1)			
<ul> <li>When a start condition is detected</li> <li>When a stop condition is detected</li> <li>Cleared by LREL0 = 1 (exit from communications)</li> <li>When IICE0 changes from 1 to 0 (operation stop)</li> </ul>		• When the received address matches the local address (slave address register 0 (SVA0)) (set at the rising edge of the eighth clock).			

# Figure 17-6. Format of IIC Status Register 0 (IICS0) (2/3)

Reset

TRC0	Detection of transmit/receive status				
0	Receive status (other than transmit status). The	SDA0 line is set for high impedance.			
1	Transmit status. The value in the SO0 latch is enabled for output to the SDA0 line (valid starting at the falling edge of the first byte's ninth clock).				
Condition for	or clearing (TRC0 = 0)	Condition for setting (TRC0 = 1)			
<both mast<="" td=""><td>ter and slave&gt;</td><td><master></master></td></both>	ter and slave>	<master></master>			
• When a s	top condition is detected	<ul> <li>When a start condition is generated</li> </ul>			
Cleared b	y LREL0 = 1 (exit from communications)	When "0" is output to the first byte's LSB (transfer			
When IIC	E0 changes from 1 to 0 (operation stop)	direction specification bit)			
Cleared b	y WREL0 = 1 <sup>Note</sup> (wait cancel)	<slave></slave>			
When AL	D0 changes from 0 to 1 (arbitration loss)	When "1" is input to the first byte's LSB (transfer			
<ul> <li>Reset</li> </ul>		direction specification bit)			
<master></master>					
	is output to the first byte's LSB (transfer specification bit)				
<slave></slave>					
	tart condition is detected				
	is input to the first byte's LSB (transfer direction				
<when not<="" td=""><td>used for communication&gt;</td><td></td></when>	used for communication>				

- **Note** If the wait state is canceled by setting bit 5 (WREL0) of IIC control register 0 (IICC0) to 1 at the ninth clock when bit 3 (TRC0) of IIC status register 0 (IICS0) is 1, TRC0 is cleared, and the SDA0 line goes into a high-impedance state.
- Remark
   LREL0:
   Bit 6 of IIC control register 0 (IICC0)

   IICE0:
   Bit 7 of IIC control register 0 (IICC0)

#### Figure 17-6. Format of IIC Status Register 0 (IICS0) (3/3)

ACKD0	Detection of ACK				
0	ACK was not detected.				
1	ACK was detected.				
Condition for	or clearing (ACKD0 = 0)	Condition for setting (ACKD0 = 1)			
<ul><li>At the risi</li><li>Cleared b</li></ul>	top condition is detected ng edge of the next byte's first clock by LREL0 = 1 (exit from communications) E0 changes from 1 to 0 (operation stop)	<ul> <li>After the SDA0 line is set to low level at the rising edge of SCL0's ninth clock</li> </ul>			

STD0	Detection of start condition			
0	Start condition was not detected.			
1	Start condition was detected. This indicates that the address transfer period is in effect.			
Condition f	n for clearing (STD0 = 0) Condition for setting (STD0 = 1)			
<ul> <li>At the risi address t</li> <li>Cleared t</li> </ul>	stop condition is detected ing edge of the next byte's first clock following transfer by LREL0 = 1 (exit from communications) EO changes from 1 to 0 (operation stop)	• When a start condition is detected		

SPD0	Detection of stop condition				
0	Stop condition was not detected.				
1	Stop condition was detected. The master device's communication is terminated and the bus is released.				
Condition f	or clearing (SPD0 = 0)	Condition for setting (SPD0 = 1)			
clock follo condition	ing edge of the address transfer byte's first owing setting of this bit and detection of a start E0 changes from 1 to 0 (operation stop)	When a stop condition is detected			

Remark LREL0: Bit 6 of IIC control register 0 (IICC0) IICE0: Bit 7 of IIC control register 0 (IICC0)

# (3) IIC flag register 0 (IICF0)

This register sets the operation mode of  $I^2C$  and indicates the status of the  $I^2C$  bus.

IICF0 is set by a 1-bit or 8-bit memory manipulation instruction. However, the STCF and IICBSY bits are readonly.

The IICRSV bit can be used to enable/disable the communication reservation function (see **17.5.14 Communication reservation**).

STCEN can be used to set the initial value of the IICBSY bit (see 17.5.15 Cautions).

IICRSV and STCEN can be written only when the operation of  $I^2C$  is disabled (bit 7 (IICE0) of IIC control register 0 (IICC0) = 0). When operation is enabled, the IICF0 register can be read.

Reset signal generation clears IICF0 to 00H.

#### Figure 17-7. Format of IIC Flag Register 0 (IICF0)

Address: FFABH Af		After re	set: 00H	R/W <sup>Note</sup>	•			
Symbol	<7>	<6>	5	4	3	2	<1>	<0>
IICF0	STCF	IICBSY	0	0	0	0	STCEN	IICRSV

STCF	STT0 clear flag				
0	Generate start condition				
1	Start condition generation unsuccessful: clear STT0 flag				
Conditior	n for clearing (STCF = $0$ )	Condition for setting (STCF = 1)			
	d by STT0 = 1 IICE0 = 0 (operation stop)	• Generating start condition unsuccessful and STT0 cleared to 0 when communication reservation is disabled (IICRSV = 1).			

IICBSY	l <sup>2</sup> C bus status flag					
0	Bus release status (communication initial status when STCEN = 1)					
1	Bus communication status (communication initial status when STCEN = 0)					
Condition	n for clearing (IICBSY = 0)	Condition for setting (IICBSY = 1)				
	ion of stop condition IICE0 = 0 (operation stop)	<ul> <li>Detection of start condition</li> <li>Setting of IICE0 when STCEN = 0</li> </ul>				

STCEN	Initial start enable trigger					
0	After operation is enabled (IICE0 = 1), enable generation of a start condition upon detection of a stop condition.					
1	After operation is enabled (IICE0 = 1), enable generation of a start condition without detecting a stop condition.					
Condition	for clearing (STCEN = 0)	Condition for setting (STCEN = 1)				
<ul><li>Detection</li><li>Reset</li></ul>	on of start condition	Set by instruction				

IICRSV	Communication reservation function disable bit				
0	Enable communication reservation				
1	Disable communication reservation				
Condition	for clearing (IICRSV = 0)	Condition for setting (IICRSV = 1)			
<ul><li>Cleared by instruction</li><li>Reset</li></ul>		Set by instruction			

Note Bits 6 and 7 are read-only.

Cautions 1. Write to STCEN only when the operation is stopped (IICE0 = 0).

- As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT0 = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to IICRSV only when the operation is stopped (IICE0 = 0).
- Remark STT0: Bit 1 of IIC control register 0 (IICC0) IICE0: Bit 7 of IIC control register 0 (IICC0)

# (4) IIC clock selection register 0 (IICCL0)

This register is used to set the transfer clock for the l<sup>2</sup>C bus.

IICCL0 is set by a 1-bit or 8-bit memory manipulation instruction. However, the CLD0 and DAD0 bits are readonly. The SMC0, CL01, and CL00 bits are set in combination with bit 0 (CLX0) of IIC function expansion register 0 (IICX0) (see **17.3 (6)**  $I^2C$  transfer clock setting method).

Set IICCL0 while bit 7 (IICE0) of IIC control register 0 (IICC0) is 0.

Reset signal generation clears IICCL0 to 00H.

# Figure 17-8. Format of IIC Clock Selection Register 0 (IICCL0)

Address: FF	A8H	After reset: 0	0H R/W	Note				
Symbol	7	6	<5>	<4>	<3>	<2>	1	0
IICCL0	0	0	CLD0	DAD0	SMC0	DFC0	CL01	CL00

CLD0	Detection of SCL0 pin level (valid only when IICE0 = 1)				
0	The SCL0 pin was detected at low level.				
1	The SCL0 pin was detected at high level.				
Condition	for clearing (CLD0 = 0)	Condition for setting (CLD0 = 1)			
	e SCL0 pin is at low level CE0 = 0 (operation stop)	When the SCL0 pin is at high level			

DAD0	Detection of SDA0 pin level (valid only when IICE0 = 1)				
0	The SDA0 pin was detected at low level.				
1	The SDA0 pin was detected at high level.				
Condition f	or clearing (DAD0 = 0)	Condition for setting (DAD0 = 1)			
	e SDA0 pin is at low level E0 = 0 (operation stop)	<ul> <li>When the SDA0 pin is at high level</li> </ul>			

SMC0	Operation mode switching			
0	Operates in standard mode.			
1	Operates in high-speed mode.			

DFC0	Digital filter operation control				
0	Digital filter off.				
1	Digital filter on.				
Digital filter	Digital filter can be used only in high-speed mode.				

In high-speed mode, the transfer clock does not vary regardless of DFC0 bit set (1)/clear (0). The digital filter is used for noise elimination in high-speed mode.

Note Bits 4 and 5 are read-only.

**Remark** IICE0: Bit 7 of IIC control register 0 (IICC0)

#### (5) IIC function expansion register 0 (IICX0)

This register sets the function expansion of I<sup>2</sup>C.

IICX0 is set by a 1-bit or 8-bit memory manipulation instruction. The CLX0 bit is set in combination with bits 3, 1, and 0 (SMC0, CL01, and CL00) of IIC clock selection register 0 (IICCL0) (see **17.3 (6)**  $l^2$ **C transfer clock setting method**).

Set IICX0 while bit 7 (IICE0) of IIC control register 0 (IICC0) is 0. Reset signal generation clears IICX0 to 00H.

# Figure 17-9. Format of IIC Function Expansion Register 0 (IICX0)

Address: FF	A9H	After reset: 0	0H R/W	1					
Symbol	7	6	5	4	3	2	1	<0>	_
IICX0	0	0	0	0	0	0	0	CLX0	l

# (6) I<sup>2</sup>C transfer clock setting method

The I<sup>2</sup>C transfer clock frequency (fscL) is calculated using the following expression.

 $f_{SCL} = 1/(m \times T + t_R + t_F)$ 


m = 12, 16, 24, 44, 66, 86 (see Table 17-2 Selection Clock Setting)

T: 1/fw

- tR: SCL0 rise time
- tF: SCL0 fall time

For example, the  $l^2C$  transfer clock frequency (fscL) when fw = fPRs/2 = 4.19 MHz, m = 86, tR = 200 ns, and tF = 50 ns is calculated using following expression.

 $f_{SCL} = 1/(88 \times 238.7 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 48.1 \text{ kHz}$ 



The selection clock is set using a combination of bits 3, 1, and 0 (SMC0, CL01, and CL00) of IIC clock selection register 0 (IICCL0) and bit 0 (CLX0) of IIC function expansion register 0 (IICX0).

IICX0		IICCL0		Selection Clock	Transfer Clock	Settable Selection Clock	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0	(fw) <sup>Notes 1, 2</sup>	(fw/m)	(fw) Range	
CLX0	SMC0	CL01	CL00				
0	0	0	0	fprs/2	fw/44	2.00 to 4.19 MHz	Normal mode
0	0	0	1	fprs/2	fw/86	4.19 to 8.38 MHz	(SMC0 bit = 0)
0	0	1	0	fprs/4	fw/86		
0	0	1	1	fexsclo	fw/66	6.4 MHz	
0	1	0	×	fprs/2	fw/24	4.00 to 8.38 MHz	High-speed mode
0	1	1	0	fprs/4	fw/24		(SMC0 bit = 1)
0	1	1	1	fexsclo	fw/18	6.4 MHz	
1	0	×	×	Setting prohibited			
1	1	0	×	fprs/2	fw/12	4.00 to 4.19 MHz	High-speed mode
1	1	1	0	fprs/4	fw/12		(SMC0 bit = 1)
1	1	1	1	Setting prohibited			

Table 17-2	Selection	Clock Setting
------------	-----------	---------------

<R>

**Notes 1.** If the peripheral hardware clock (fPRS) operates on the high-speed system clock (fXH) (XSEL = 1), the fPRS operating frequency varies depending on the supply voltage.

- VDD = 4.0 to 5.5 V: fPRS  $\leq 20~MHz$
- Vdd = 2.7 to 4.0 V: fprs  $\leq 10~MHz$
- VDD = 1.8 to 2.7 V: fPRs  $\leq$  5 MHz (Standard and (A) grade products only)

<R>

If the peripheral hardware clock (fPRs) operates on the internal high-speed oscillation clock (fxH) (XSEL = 0), set CLX0, SMC0, CL01 and CL00 as follows.

IICX0		IICCL0		Selection Clock	Transfer Clock	Settable Selection	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0	(fw)	(fw/m)	Clock (fw) Range	
CLX0	SMC0	CL01	CL00				
0	0	0	0	fprs/2	fw/44	3.8 MHz to 4.2 MHz	Normal mode (SMC0 bit = 0)
0	1	0	×	fprs/2	fw/24		High-speed mode (SMC0 bit = 1)

Caution Determine the transfer clock frequency of I<sup>2</sup>C by using CLX0, SMC0, CL01, and CL00 before enabling the operation (by setting bit 7 (IICE0) of IIC control register 0 (IICC0) to 1). To change the transfer clock frequency, clear IICE0 once to 0.

Remarks 1. X: don't care

2. fPRS: Peripheral hardware clock frequency

3. fexsclo: External clock frequency from EXSCL0 pin

# (7) Port mode register 6 (PM6)

This register sets the input/output of port 6 in 1-bit units.

When using the P60/SCL0 pin as clock I/O and the P61/SDA0 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set IICE0 (bit 7 of IIC control register 0 (IICC0)) to 1 before setting the output mode because the P60/SCL0 and P61/SDA0 pins output a low level (fixed) when IICE0 is 0.

PM6 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM6 to FFH.

# Figure 17-10. Format of Port Mode Register 6 (PM6)

Address: FF26H After reset: FFH		FH R/W						
Symbol	7	6	5	4	3	2	1	0
PM6	1	1	1	1	PM63	PM62	PM61	PM60

[	PM6n	P6n pin I/O mode selection (n = 0 to 3)		
	0	Output mode (output buffer on)		
	1	Input mode (output buffer off)		

# 17.4 I<sup>2</sup>C Bus Mode Functions

# 17.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

(1) SCL0...... This pin is used for serial clock input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

(2) SDA0 ..... This pin is used for serial data input and output.
 This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.





Figure 17-11. Pin Configuration Diagram

#### 17.5 I<sup>2</sup>C Bus Definitions and Control Methods

The following section describes the  $l^2C$  bus's serial data communication format and the signals used by the  $l^2C$  bus. Figure 17-12 shows the transfer timing for the "start condition", "address", "data", and "stop condition" output via the  $l^2C$  bus's serial data bus.

Figure 17-12. I<sup>2</sup>C Bus Serial Data Transfer Timing



The master device generates the start condition, slave address, and stop condition.


The acknowledge (ACK) can be generated by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's low level period can be extended and a wait can be inserted.

# 17.5.1 Start conditions

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are signals that the master device generates to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.






A start condition is output when bit 1 (STT0) of IIC control register 0 (IICC0) is set (to 1) after a stop condition has been detected (SPD0: Bit 0 = 1 in IIC status register 0 (IICS0)). When a start condition is detected, bit 1 (STD0) of IICS0 is set (to 1).


#### 17.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in slave address register 0 (SVA0). If the address data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.





# **Note** INTIIC0 is not issued if data other than a local address or extension code is received during slave device operation.

The slave address and the eighth bit, which specifies the transfer direction as described in **17.5.3** Transfer direction specification below, are together written to IIC shift register 0 (IIC0) and are then output. Received addresses are written to IIC0.


The slave address is assigned to the higher 7 bits of IIC0.

#### 17.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.





**Note** INTIIC0 is not issued if data other than a local address or extension code is received during slave device operation.

# 17.5.4 ACK

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns ACK each time it has received 8-bit data.

The transmission side usually receives  $\overline{ACK}$  after transmitting 8-bit data. When  $\overline{ACK}$  is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether  $\overline{ACK}$  has been detected can be checked by using bit 2 (ACKD0) of IIC status register 0 (IICS0).

When the master receives the last data item, it does not return  $\overline{ACK}$  and instead generates a stop condition. If a slave does not return  $\overline{ACK}$  after receiving data, the master outputs a stop condition or restart condition and stops transmission. If  $\overline{ACK}$  is not returned, the possible causes are as follows.


- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.

To generate ACK, the reception side makes the SDA0 line low at the ninth clock (indicating normal reception).

Automatic generation of  $\overline{ACK}$  is enabled by setting bit 2 (ACKE0) of IIC control register 0 (IICC0) to 1. Bit 3 (TRC0) of the IICS0 register is set by the data of the eighth bit that follows 7-bit address information. Usually, set ACKE0 to 1 for reception (TRC0 = 0).

If a slave can receive no more data during reception (TRC0 = 0) or does not require the next data item, then the slave must inform the master, by clearing ACKE0 to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRC0 = 0), it must clear ACKE0 to 0 so that  $\overline{ACK}$  is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).



When the local address is received, ACK is automatically generated, regardless of the value of ACKE0. When an address other than that of the local address is received, ACK is not generated (NACK).

When an extension code is received, ACK is generated if ACKE0 is set to 1 in advance.

How ACK is generated when data is received differs as follows depending on the setting of the wait timing.

When 8-clock wait state is selected (bit 3 (WTIM0) of IICC0 register = 0):
 By setting ACKE0 to 1 before releasing the wait state ACK is generated at the falling edge

By setting ACKE0 to 1 before releasing the wait state, ACK is generated at the falling edge of the eighth clock of the SCL0 pin.


 When 9-clock wait state is selected (bit 3 (WTIM0) of IICC0 register = 1): ACK is generated by setting ACKE0 to 1 in advance.

# 17.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.

Figure 17-17. Stop Condition



A stop condition is generated when bit 0 (SPT0) of IIC control register 0 (IICC0) is set to 1. When the stop condition is detected, bit 0 (SPD0) of IIC status register 0 (IICS0) is set to 1 and INTIIC0 is generated when bit 4 (SPIE0) of IICC0 is set to 1.


#### 17.5.6 Wait

The wait is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).


Setting the SCL0 pin to low level notifies the communication partner of the wait state. When wait state has been canceled for both the master and slave devices, the next data transfer can begin.

# Figure 17-18. Wait (1/2)

(1) When master device has a nine-clock wait and slave device has an eight-clock wait (master transmits, slave receives, and ACKE0 = 1)



#### Figure 17-18. Wait (2/2)



# (2) When master and slave devices both have a nine-clock wait (master transmits, slave receives, and ACKE0 = 1)

Generate according to previously set ACKE0 value

Remark ACKE0: Bit 2 of IIC control register 0 (IICC0) WREL0: Bit 5 of IIC control register 0 (IICC0)

A wait may be automatically generated depending on the setting of bit 3 (WTIM0) of IIC control register 0 (IICC0). Normally, the receiving side cancels the wait state when bit 5 (WREL0) of IICC0 is set to 1 or when FFH is written

to IIC shift register 0 (IIC0), and the transmitting side cancels the wait state when data is written to IIC0. The master device can also cancel the wait state via either of the following methods.

By setting bit 1 (STT0) of IICC0 to 1

• By setting bit 0 (SPT0) of IICC0 to 1

#### 17.5.7 Canceling wait

The I<sup>2</sup>C usually cancels a wait state by the following processing.

- Writing data to IIC shift register 0 (IIC0)
- Setting bit 5 (WREL0) of IIC control register 0 (IICC0) (canceling wait)
- Setting bit 1 (STT0) of IIC0 register (generating start condition)<sup>Note</sup>
- Setting bit 0 (SPT0) of IIC0 register (generating stop condition)<sup>Note</sup>

Note Master only

When the above wait canceling processing is executed, the I<sup>2</sup>C cancels the wait state and communication is resumed.

To cancel a wait state and transmit data (including addresses), write the data to IICO.

To receive data after canceling a wait state, or to complete data transmission, set bit 5 (WREL0) of the IIC0 control register 0 (IICC0) to 1.

To generate a restart condition after canceling a wait state, set bit 1 (STT0) of IICC0 to 1.

To generate a stop condition after canceling a wait state, set bit 0 (SPT0) of IICC0 to 1.

Execute the canceling processing only once for one wait state.

If, for example, data is written to IIC0 after canceling a wait state by setting WREL0 to 1, an incorrect value may be output to SDA0 because the timing for changing the SDA0 line conflicts with the timing for writing IIC0.

In addition to the above, communication is stopped if IICE0 is cleared to 0 when communication has been aborted, so that the wait state can be canceled.

If the I<sup>2</sup>C bus has deadlocked due to noise, processing is saved from communication by setting bit 6 (LREL0) of IICC0, so that the wait state can be canceled.

#### 17.5.8 Interrupt request (INTIIC0) generation timing and wait control

The setting of bit 3 (WTIM0) of IIC control register 0 (IICC0) determines the timing by which INTIIC0 is generated and the corresponding wait control, as shown in Table 17-3.

WTIM0	Durin	g Slave Device Ope	ration	During Master Device Operation		
	Address	Data Reception Data Transmission		Address	Data Reception	Data Transmission
0	9 <sup>Notes 1, 2</sup>	8 <sup>Note 2</sup>	8 <sup>Note 2</sup>	9	8	8
1	9 <sup>Notes 1, 2</sup>	9 <sup>Note 2</sup>	9 <sup>Note 2</sup>	9	9	9

Table 17-3. INTIIC0 Generation Timing and Wait Control

**Notes 1.** The slave device's INTIICO signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to slave address register 0 (SVA0).

At this point, ACK is generated regardless of the value set to IICC0's bit 2 (ACKE0). For a slave device that has received an extension code, INTIIC0 occurs at the falling edge of the eighth clock.

However, if the address does not match after restart, INTIICO is generated at the falling edge of the 9th clock, but wait does not occur.

- 2. If the received address does not match the contents of slave address register 0 (SVA0) and extension code is not received, neither INTIIC0 nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

#### (1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIM0 bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

#### (2) During data reception

· Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

#### (3) During data transmission

· Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

# (4) Wait cancellation method

The four wait cancellation methods are as follows.

- Writing data to IIC shift register 0 (IIC0)
- Setting bit 5 (WREL0) of IIC control register 0 (IICC0) (canceling wait)
- Setting bit 1 (STT0) of IIC0 register (generating start condition)<sup>Note</sup>
- Setting bit 0 (SPT0) of IIC0 register (generating stop condition)<sup>№ te</sup>

#### Note Master only.

When an 8-clock wait has been selected (WTIM0 = 0), the presence/absence of  $\overline{ACK}$  generation must be determined prior to wait cancellation.

#### (5) Stop condition detection

INTIIC0 is generated when a stop condition is detected (only when SPIE0 = 1).

#### 17.5.9 Address match detection method

In I<sup>2</sup>C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt request (INTIIC0) occurs when a local address has been set to slave address register 0 (SVA0) and when the address set to SVA0 matches the slave address sent by the master device, or when an extension code has been received.

#### 17.5.10 Error detection

In I<sup>2</sup>C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by IIC shift register 0 (IIC0) of the transmitting device, so the IIC0 data prior to transmission can be compared with the transmitted IIC0 data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

#### 17.5.11 Extension code

- (1) When the higher 4 bits of the receive address are either "0000" or "1111", the extension code reception flag (EXC0) is set to 1 for extension code reception and an interrupt request (INTIIC0) is issued at the falling edge of the eighth clock. The local address stored in slave address register 0 (SVA0) is not affected.
- (2) If "11110××0" is set to SVA0 by a 10-bit address transfer and "11110××0" is transferred from the master device, the results are as follows. Note that INTIIC0 occurs at the falling edge of the eighth clock.
  - Higher four bits of data match: EXC0 = 1
  - Seven bits of data match: COI0 = 1
  - Remark EXC0: Bit 5 of IIC status register 0 (IICS0) COI0: Bit 4 of IIC status register 0 (IICS0)
- (3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

If the extension code is received while a slave device is operating, then the slave device is participating in communication even if its address does not match.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, set bit 6 (LREL0) of the IIC control register 0 (IICC0) to 1 to set the standby mode for the next communication operation.

Slave Address	R/W Bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000001	×	C-BUS address
0000010	×	Address that is reserved for different bus format
1 1 1 1 0 X X × 10-bit		10-bit slave address specification

Table 17-4. Extension Code Bit Definitions

#### 17.5.12 Arbitration

When several master devices simultaneously generate a start condition (when STT0 is set to 1 before STD0 is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD0) in IIC status register 0 (IICS0) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 = 1 setting that has been made by software.

For details of interrupt request timing, see 17.5.17 Timing of I<sup>2</sup>C interrupt request (INTIICO) occurrence.

Remark STD0: Bit 1 of IIC status register 0 (IICS0) STT0: Bit 1 of IIC control register 0 (IICC0)




Figure 17-19. Arbitration Timing Example

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data transmission	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when SPIE0 = 1) <sup>Note 2</sup>
When data is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when $SPIE0 = 1$ ) <sup>Note 2</sup>
When data is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>
When SCL0 is at low level while attempting to generate a restart condition	

Table 17-5. Status During Arbitration and Interrupt Request Generation Timing

- **Notes 1.** When WTIM0 (bit 3 of IIC control register 0 (IICC0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIM0 = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
  - 2. When there is a chance that arbitration will occur, set SPIE0 = 1 for master device operation.

Remark SPIE0: Bit 4 of IIC control register 0 (IICC0)

#### 17.5.13 Wakeup function

The I<sup>2</sup>C bus slave function is a function that generates an interrupt request signal (INTIIC0) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIIC0 signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

However, when a stop condition is detected, bit 4 (SPIE0) of IIC control register 0 (IICC0) is set regardless of the wakeup function, and this determines whether interrupt requests are enabled or disabled.

#### 17.5.14 Communication reservation

(1) When communication reservation function is enabled (bit 0 (IICRSV) of IIC flag register 0 (IICF0) = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when bit 6 (LREL0) of IIC control register 0 (IICC0) was set to 1).

If bit 1 (STT0) of IICC0 is set to 1 while the bus is not used (after a stop condition is detected), a start condition is automatically generated and wait state is set.

If an address is written to IIC shift register 0 (IIC0) after bit 4 (SPIE0) of IICC0 was set to 1, and it was detected by generation of an interrupt request signal (INTIIC0) that the bus was released (detection of the stop condition), then the device automatically starts communication as the master. Data written to IIC0 before the stop condition is detected is invalid.

When STT0 has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been released .....a start condition is generated
- If the bus has not been released (standby mode)...... communication reservation

Check whether the communication reservation operates or not by using MSTS0 (bit 7 of IIC status register 0 (IICS0)) after STT0 is set to 1 and the wait time elapses.


The wait periods, which should be set via software, are listed in Table 17-6.

CLX0	SMC0	CL01	CL00	Wait Period
0	0	0	0	46 clocks
0	0	0	1	86 clocks
0	0	1	0	172 clocks
0	0	1	1	34 clocks
0	1	0	0	30 clocks
0	1	0	1	
0	1	1	0	60 clocks
0	1	1	1	12 clocks
1	1	0	0	18 clocks
1	1	0	1	
1	1	1	0	36 clocks

#### Table 17-6. Wait Periods

Figure 17-20 shows the communication reservation timing.





 Remark
 IIC0:
 IIC shift register 0

 STT0:
 Bit 1 of IIC control register 0 (IICC0)

 STD0:
 Bit 1 of IIC status register 0 (IICS0)

 SPD0:
 Bit 0 of IIC status register 0 (IICS0)

Communication reservations are accepted via the following timing. After bit 1 (STD0) of IIC status register 0 (IICS0) is set to 1, a communication reservation can be made by setting bit 1 (STT0) of IIC control register 0 (IICC0) to 1 before a stop condition is detected.







Figure 17-22 shows the communication reservation protocol.

#### Figure 17-22. Communication Reservation Protocol



- **Note** The communication reservation operation executes a write to IIC shift register 0 (IIC0) when a stop condition interrupt request occurs.
- Remark STT0: Bit 1 of IIC control register 0 (IICC0) MSTS0: Bit 7 of IIC status register 0 (IICS0) IIC0: IIC shift register 0
- (2) When communication reservation function is disabled (bit 0 (IICRSV) of IIC flag register 0 (IICF0) = 1) When bit 1 (STT0) of IIC control register 0 (IICC0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.
  - When arbitration results in neither master nor slave operation
  - When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when bit 6 (LREL0) of IICC0 was set to 1)

To confirm whether the start condition was generated or request was rejected, check STCF (bit 7 of IICF0). The time shown in Table 17-7 is required until STCF is set to 1 after setting STT0 = 1. Therefore, secure the time by software.

CL01	CL00	Wait Period	
0	0	6 clocks	
0	1	6 clocks	
1	0	12 clocks	
1	1	3 clocks	

Table 17-7. Wait Periods

#### 17.5.15 Cautions

(1) When STCEN (bit 1 of IIC flag register 0 (IICF0)) = 0

Immediately after  $l^2C$  operation is enabled (IICE0 = 1), the bus communication status (IICBSY (bit 6 of IICF0) = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IIC clock selection register 0 (IICCL0).
- <2> Set bit 7 (IICE0) of IIC control register 0 (IICC0) to 1.
- <3> Set bit 0 (SPT0) of IICC0 to 1.
- (2) When STCEN = 1

Immediately after  $I^2C$  operation is enabled (IICE0 = 1), the bus released status (IICBSY = 0) is recognized regardless of the actual bus status. To generate the first start condition (STT0 (bit 1 of IIC control register 0 (IICC0)) = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I<sup>2</sup>C communications are already in progress

If  $I^2C$  operation is enabled and the device participates in communication already in progress when the SDA0 pin is low and the SCL0 pin is high, the macro of  $I^2C$  recognizes that the SDA0 pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code,  $\overline{ACK}$  is returned, but this interferes with other  $I^2C$  communications. To avoid this, start  $I^2C$  in the following sequence.

- <1> Clear bit 4 (SPIE0) of IICC0 to 0 to disable generation of an interrupt request signal (INTIIC0) when the stop condition is detected.
- <2> Set bit 7 (IICE0) of IICC0 to 1 to enable the operation of  $I^2C$ .
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LREL0) of IICC0 to 1 before ACK is returned (4 to 80 clocks after setting IICE0 to 1), to forcibly disable detection.
- (4) Determine the transfer clock frequency by using SMC0, CL01, CL00 (bits 3, 1, and 0 of IICL0), and CLX0 (bit 0 of IICX0) before enabling the operation (IICE0 = 1). To change the transfer clock frequency, clear IICE0 to 0 once.

- (5) Setting STT0 and SPT0 (bits 1 and 0 of IICC0) again after they are set and before they are cleared to 0 is prohibited.
- (6) When transmission is reserved, set SPIE0 (bit 4 of IICL0) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to IIC0 after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set SPIE0 to 1 when MSTS0 (bit 7 of IICS0) is detected by software.

#### 17.5.16 Communication operations

The following shows three operation procedures with the flowchart.

# (1) Master operation in single master system

The flowchart when using the 78K0/KD2 as the master in a single master system is shown below. This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

# (2) Master operation in multimaster system

In the  $l^2C$  bus multimaster system, whether the bus is released or used cannot be judged by the  $l^2C$  bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the 78K0/KD2 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the 78K0/KD2 looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.


#### (3) Slave operation

An example of when the 78K0/KD2 is used as the  $l^2C$  bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIIC0 interrupt occurrence (communication waiting). When an INTIIC0 interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing. By checking the flags, necessary communication processing is performed.


(1) Master operation in single-master system







- **Note** Release (SCL0 and SDA0 pins = high level) the I<sup>2</sup>C bus in conformance with the specifications of the product that is communicating. If EEPROM is outputting a low level to the SDA0 pin, for example, set the SCL0 pin in the output port mode, and output a clock pulse from the output port until the SDA0 pin is constantly at high level.
- **Remark** Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.

#### (2) Master operation in multi-master system







**Note** Confirm that the bus is released (CLD0 bit = 1, DAD0 bit = 1) for a specific period (for example, for a period of one frame). If the SDA0 pin is constantly at low level, decide whether to release the  $I^2C$  bus (SCL0 and SDA0 pins = high level) in conformance with the specifications of the product that is communicating.



### Figure 17-24. Master Operation in Multi-Master System (2/3)



#### Figure 17-24. Master Operation in Multi-Master System (3/3)




- 2. To use the device as a master in a multi-master system, read the MSTS0 bit each time interrupt INTIIC0 has occurred to check the arbitration result.
- To use the device as a slave in a multi-master system, check the status by using the IICS0 and IICF0 registers each time interrupt INTIIC0 has occurred, and determine the processing to be performed next.

#### (3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIIC0 interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIICO interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICO.

#### <1> Communication mode flag

This flag indicates the following two communication statuses.

- Clear mode: Status in which data communication is not performed
- Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of ACK from master, address mismatch)

#### <2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICO interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

#### <3> Communication direction flag


This flag indicates the direction of communication. Its value is the same as TRC0.

The main processing of the slave operation is explained next.

Start serial interface IIC0 and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns ACK. If ACK is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed,  $\overline{ACK}$  is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.





**Remark** Conform to the specifications of the product that is in communication, regarding the transmission and reception formats.

An example of the processing procedure of the slave with the INTIICO interrupt is explained below (processing is performed assuming that no extension code is used). The INTIICO interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match. If the address matches, the communication mode is set, wait is cancelled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the I<sup>2</sup>C bus remaining in the wait state.

Remark <1> to <3> above correspond to <1> to <3> in Figure 17-26 Slave Operation Flowchart (2).




Figure 17-26. Slave Operation Flowchart (2)


### 17.5.17 Timing of I<sup>2</sup>C interrupt request (INTIIC0) occurrence


The timing of transmitting or receiving data and generation of interrupt request signal INTIIC0, and the value of the IICS0 register when the INTIIC0 signal is generated are shown below.

Remark	ST:	Start condition
	AD6 to AD0:	Address
	R/W:	Transfer direction specification
	ACK:	Acknowledge
	D7 to D0:	Data
	SP:	Stop condition

### (1) Master device operation

- (a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)
  - (i) When WTIM0 = 0






## (b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)


## (i) When WTIM0 = 0


	STT0 = 1 ↓							SPT0 = 1 ↓				
ST	ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP											
			▲1		2	3			4	▲5	▲6	∆7
▲2: 110 ▲3: 110 ▲4: 110 ▲5: 110 ▲6: 110	▲1: IICS0 = $1000 \times 110B$ ▲2: IICS0 = $1000 \times 000B$ (Sets WTIM0 to 1) <sup>Note 1</sup> ▲3: IICS0 = $1000 \times 00B$ (Clears WTIM0 to 0 <sup>Note 2</sup> , sets STT0 to 1) ▲4: IICS0 = $1000 \times 110B$ ▲5: IICS0 = $1000 \times 00B$ (Sets WTIM0 to 1) <sup>Note 3</sup> ▲6: IICS0 = $1000 \times 00B$ (Sets SPT0 to 1) △7: IICS0 = $0000001B$											
Notes	<ol> <li>Notes 1. To generate a start condition, set WTIM0 to 1 and change the timing for generating the INTIIC0 interrupt request signal.</li> <li>Clear WTIM0 to 0 to restore the original setting.</li> <li>To generate a stop condition, set WTIM0 to 1 and change the timing for generating the INTIIC0 interrupt request signal.</li> </ol>											
Rema			d only v	d vhen SPIE(	) = 1							



### (c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

### (i) When WTIM0 = 0







#### (2) Slave device operation (slave address data reception)

## (a) Start ~ Address ~ Data ~ Data ~ Stop


(i) When WTIM0 = 0






#### (b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

### (i) When WTIM0 = 0 (after restart, matches with SVA0)




## (ii) When WTIM0 = 1 (after restart, matches with SVA0)




#### (c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

### (i) When WTIM0 = 0 (after restart, does not match address (= extension code))




#### (ii) When WTIM0 = 1 (after restart, does not match address (= extension code))




### (d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

### (i) When WTIM0 = 0 (after restart, does not match address (= not extension code))



(ii) When WTIM0 = 1 (after restart, does not match address (= not extension code))





#### (3) Slave device operation (when receiving extension code)

The device is always participating in communication when it receives an extension code.


## (a) Start ~ Code ~ Data ~ Data ~ Stop

## (i) When WTIM0 = 0






- (b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop
  - (i) When WTIM0 = 0 (after restart, matches SVA0)




#### (ii) When WTIM0 = 1 (after restart, matches SVA0)




(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

## (i) When WTIM0 = 0 (after restart, extension code reception)




## (ii) When WTIM0 = 1 (after restart, extension code reception)




### (d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

### (i) When WTIM0 = 0 (after restart, does not match address (= not extension code))




### (ii) When WTIM0 = 1 (after restart, does not match address (= not extension code))



#### (4) Operation without communication


### (a) Start ~ Code ~ Data ~ Data ~ Stop




## (5) Arbitration loss operation (operation as slave after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTS0 bit each time interrupt request signal INTIIC0 has occurred to check the arbitration result.


## (a) When arbitration loss occurs during transmission of slave address data




(ii) When WTIM0 = 1



## (b) When arbitration loss occurs during transmission of extension code




(ii) When WTIM0 = 1




## (6) Operation when arbitration loss occurs (no communication after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTS0 bit each time interrupt request signal INTIIC0 has occurred to check the arbitration result.


## (a) When arbitration loss occurs during transmission of slave address data (when WTIM0 = 1)




(b) When arbitration loss occurs during transmission of extension code



#### (c) When arbitration loss occurs during transmission of data




(ii) When WTIM0 = 1




#### (d) When loss occurs due to restart condition during data transfer


### (i) Not extension code (Example: unmatches with SVA0)



(ii) Extension code





(e) When loss occurs due to stop condition during data transfer




## (f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition


(i) When WTIM0 = 0






- (g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition
  - (i) When WTIM0 = 0






### (h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition

(i) When WTIM0 = 0





## 17.6 Timing Charts


When using the I<sup>2</sup>C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRC0 bit (bit 3 of IIC status register 0 (IICS0)), which specifies the data transfer direction, and then starts serial communication with the slave device.


Figures 17-27 and 17-28 show timing charts of the data communication.

IIC shift register 0 (IIC0)'s shift operation is synchronized with the falling edge of the serial clock (SCL0). The transmit data is transferred to the SO0 latch and is output (MSB first) via the SDA0 pin.


Data input via the SDA0 pin is captured into IIC0 at the rising edge of SCL0.




#### (1) Start condition ~ address




Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.






## (2) Data


Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.






#### (3) Stop condition


Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.




#### (1) Start condition ~ address



Note To cancel master wait, write "FFH" to IIC0 or set WREL0.




### (2) Data



Note To cancel master wait, write "FFH" to IIC0 or set WREL0.

Figure 17-28. Example of Slave to Master Communication (When 8-Clock and 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (3/3)

(3) Stop condition



Note To cancel master wait, write "FFH" to IIC0 or set WREL0.

# CHAPTER 18 MULTIPLIER/DIVIDER (µPD78F0524, 78F0525, 78F0526, 78F0527, AND 78F0527D ONLY)

Only for the *µ*PD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D, the multiplier/divider is provided.

<R>

Caution Do not use serial interface IIC0 and the multiplier/divider simultaneously, because various flags corresponding to interrupt request sources are shared among serial interface IIC0 and the multiplier/divider.

## 18.1 Functions of Multiplier/Divider

The multiplier/divider has the following functions.

- 16 bits  $\times$  16 bits = 32 bits (multiplication)
- 32 bits ÷ 16 bits = 32 bits, 16-bit remainder (division)

## 18.2 Configuration of Multiplier/Divider


The multiplier/divider includes the following hardware.

Item	Configuration
Registers	Remainder data register 0 (SDR0) Multiplication/division data registers A0 (MDA0H, MDA0L) Multiplication/division data registers B0 (MDB0)
Control register	Multiplier/divider control register 0 (DMUC0)

### Table 18-1. Configuration of Multiplier/Divider

Figure 18-1 shows the block diagram of the multiplier/divider.

Figure 18-1. Block Diagram of Multiplier/Divider




#### (1) Remainder data register 0 (SDR0)

SDR0 is a 16-bit register that stores a remainder. This register stores 0 in the multiplication mode and the remainder of an operation result in the division mode.

SDR0 can be read by an 8-bit or 16-bit memory manipulation instruction.

Reset signal generation sets SDR0 to 0000H.

#### Figure 18-2. Format of Remainder Data Register 0 (SDR0)




- Cautions 1. The value read from SDR0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1) is not guaranteed.
  - 2. SDR0 is reset when the operation is started (when DMUE is set to 1).

#### (2) Multiplication/division data register A0 (MDA0H, MDA0L)

MDA0 is a 32-bit register that sets a 16-bit multiplier A in the multiplication mode and a 32-bit dividend in the division mode, and stores the 32-bit result of the operation (higher 16 bits: MDA0H, lower 16 bits: MDA0L).





Cautions 1. MDA0H is cleared to 0 when an operation is started in the multiplication mode (when multiplier/divider control register 0 (DMUC0) is set to 81H).

- 2. Do not change the value of MDA0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.
- 3. The value read from MDA0 during operation processing (while DMUE is 1) is not guaranteed.

The functions of MDA0 when an operation is executed are shown in the table below.

DMUSEL0	Operation Mode	Setting	Operation Result		
0	Division mode	Dividend	Division result (quotient)		
1	Multiplication mode	Higher 16 bits: 0, Lower 16 bits: Multiplier A	Multiplication result (product)		

Table 18-2. Functions of MDA0 During Operation Execution

Remark DMUSEL0: Bit 0 of Multiplier/divider control register 0 (DMUC0)

The register configuration differs between when multiplication is executed and when division is executed, as follows.

- Register configuration during multiplication <Multiplier A> <Multiplier B> <Product> MDA0 (bits 15 to 0)  $\times$  MDB0 (bits 15 to 0) = MDA0 (bits 31 to 0)
- Register configuration during division

<Dividend> <Divisor> <Quotient> <Remainder> MDA0 (bits 31 to 0) ÷ MDB0 (bits 15 to 0) = MDA0 (bits 31 to 0) ... SDR0 (bits 15 to 0)

MDA0 fetches the calculation result as soon as the clock is input, when bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is set to 1.

MDA0H and MDA0L can be set by an 8-bit or 16-bit memory manipulation instruction.

Reset signal generation clears MDA0H and MDA0L to 0000H.

### (3) Multiplication/division data register B0 (MDB0)

MDB0 is a register that stores a 16-bit multiplier B in the multiplication mode and a 16-bit divisor in the division mode.

MDB0 can be set by an 8-bit or 16-bit memory manipulation instruction. Reset signal generation sets MDB0 to 0000H.

		plication/Division	Data Daglata	
FIGURE 18-4	Format of MULLIT	DIICATION/DIVISION	Data Rediste	r во амплвот
rigate to H	i ormat or man	phoution, biviolon	Butu Hogioto	

Address:	FF66H	, FF67⊦	H Afte	er reset	: 0000H	H R/V	V									
Symbol	FF67H (MDB0H)					FF66H (MDB0L)										
								$\overline{}$	(							$\overline{}$
MDB0	MDB 015	MDB 014	MDB 013	MDB 012	MDB 011	MDB 010	MDB 009	MDB 008	MDB 007	MDB 006	MDB 005	MDB 004	MDB 003	MDB 002	MDB 001	MDB 000

- Cautions 1. Do not change the value of MDB0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.
  - 2. Do not clear MDB0 to 0000H in the division mode. If set, undefined operation results are stored in MDA0 and SDR0.

## 18.3 Register Controlling Multiplier/Divider

The multiplier/divider is controlled by multiplier/divider control register 0 (DMUC0).

#### (1) Multiplier/divider control register 0 (DMUC0)

DMUC0 is an 8-bit register that controls the operation of the multiplier/divider. DMUC0 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets DMUC0 to 00H.

#### Figure 18-5. Format of Multiplier/Divider Control Register 0 (DMUC0)

Address: FF68H After reset: 00H R/W Symbol <7> 6 5 4 3 2 1 0 DMUC0 DMUE 0 0 0 0 0 0 DMUSEL0

•
Stops operation
Starts operation
┝

DMUSEL0	Operation mode (multiplication/division) selection
0	Division mode
1	Multiplication mode

- **Note** When DMUE is set to 1, the operation is started. DMUE is automatically cleared to 0 after the operation is complete.
- Cautions 1. If DMUE is cleared to 0 during operation processing (when DMUE is 1), the operation result is not guaranteed. If the operation is completed while the clearing instruction is being executed, the operation result is guaranteed, provided that the interrupt flag is set.
  - 2. Do not change the value of DMUSEL0 during operation processing (while DMUE is 1). If it is changed, undefined operation results are stored in multiplication/division data register A0 (MDA0) and remainder data register 0 (SDR0).
  - 3. If DMUE is cleared to 0 during operation processing (while DMUE is 1), the operation processing is stopped. To execute the operation again, set multiplication/division data register A0 (MDA0), multiplication/division data register B0 (MDB0), and multiplier/divider control register 0 (DMUC0), and start the operation (by setting DMUE to 1).

## 18.4 Operations of Multiplier/Divider

## 18.4.1 Multiplication operation

- Initial setting
  - 1. Set operation data to multiplication/division data register A0L (MDA0L) and multiplication/division data register B0 (MDB0).
- 2. Set bits 0 (DMUSEL0) and 7 (DMUE) of multiplier/divider control register 0 (DMUC0) to 1. Operation will start.
- During operation
- 3. The operation will be completed when 16 peripheral hardware clocks (fPRs) have been issued after the start of the operation (intermediate data is stored in the MDA0L and MDA0H registers during operation, and therefore the read values of these registers are not guaranteed).
- End of operation
- 4. The operation result data is stored in the MDA0L and MDA0H registers.
- 5. DMUE is cleared to 0 (end of operation).
- 6. After the operation, an interrupt request signal (INTDMU) is generated.
- Next operation
- 7. To execute multiplication next, start from the initial setting in 18.4.1 Multiplication operation.
- 8. To execute division next, start from the initial setting in 18.4.2 Division operation.





Figure 18-6. Timing Chart of Multiplication Operation (00DAH × 0093H)

User's Manual U17312EJ5V0UD

INTDMU

## 18.4.2 Division operation

- Initial setting
- 1. Set operation data to multiplication/division data register A0 (MDA0L and MDA0H) and multiplication/division data register B0 (MDB0).
- 2. Set bits 0 (DMUSEL0) and 7 (DMUE) of multiplier/divider control register 0 (DMUC0) to 0 and 1, respectively. Operation will start.
- During operation
- 3. The operation will be completed when 32 peripheral hardware clocks (fPRs) have been issued after the start of the operation (intermediate data is stored in the MDA0L and MDA0H registers and remainder data register 0 (SDR0) during operation, and therefore the read values of these registers are not guaranteed).
- End of operation
- 4. The result data is stored in the MDA0L, MDA0H, and SDR0 registers.
- 5. DMUE is cleared to 0 (end of operation).
- 6. After the operation, an interrupt request signal (INTDMU) is generated.
- Next operation
- 7. To execute multiplication next, start from the initial setting in 18.4.1 Multiplication operation.
- 8. To execute division next, start from the initial setting in 18.4.2 Division operation.



## **CHAPTER 19 INTERRUPT FUNCTIONS**

## **19.1 Interrupt Function Types**

The following two types of interrupt functions are used.

### (1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into a high interrupt priority group and a low interrupt priority group by setting the priority specification flag registers (PR0L, PR0H, PR1L, PR1H). Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the priority of vectored interrupt servicing. For the priority order, see **Table 19-1**. A standby release signal is generated and STOP and HALT modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts. External: 8, internal: 16

### (2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

## **19.2 Interrupt Sources and Configuration**

The 78K0/KD2 has a total of 25 interrupt sources including maskable interrupts and software interrupts. In addition, they also have up to four reset sources (see **Table 19-1**).


Interrupt	Default		Interrupt Source	Internal/	Vector	Basic
Туре	Priority <sup>Note 1</sup>	Name	Trigger	External	Table Address	Configuration Type <sup>Note 2</sup>
Maskable	0	INTLVI	Low-voltage detection <sup>Note 3</sup>	Internal	0004H	(A)
ſ	1	INTP0	Pin input edge detection	External	0006H	(B)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTP4			000EH	
	6	INTP5			0010H	
[	7	INTSRE6	UART6 reception error generation	Internal	0012H	(A)
	8	INTSR6	End of UART6 reception		0014H	
	9	INTST6	End of UART6 transmission		0016H	
	10	INTCSI10/ INTST0	End of CSI10 communication/end of UART0 transmission		0018H	
	11	INTTMH1	Match between TMH1 and CMP01 (when compare register is specified)		001AH	
	12	INTTMH0	Match between TMH0 and CMP00 (when compare register is specified)		001CH	
	13	INTTM50	Match between TM50 and CR50 (when compare register is specified)		001EH	
	14	INTTM000	Match between TM00 and CR000 (when compare register is specified), TI010 pin valid edge detection (when capture register is specified)		0020H	
	15	INTTM010	Match between TM00 and CR010 (when compare register is specified), TI000 pin valid edge detection (when capture register is specified)		0022H	
ľ	16	INTAD	End of A/D conversion	-	0024H	
-	17	INTSR0	End of UART0 reception or reception error generation		0026H	
	18	INTWTI	Watch timer reference time interval signal		0028H	
-	19	INTTM51 Note 4	Match between TM51 and CR51 (when compare register is specified)		002AH	
ļ	20	INTKR	Key interrupt detection	External	002CH	(C)
ľ	21	INTWT	Watch timer overflow	Internal	002EH	(A)
ľ	22	INTP6	Pin input edge detection	External	0030H	(B)
	23	INTIIC0/ INTDMU <sup>Note 5</sup>	End of IIC0 communication/end of multiply/divide operation	Internal	0034H	(A)
Software	_	BRK	BRK instruction execution	_	003EH	(D)
Reset	_	RESET	RESET pin input	_	0000H	_
		POC	Power-on clear	1		
		LVI	Low-voltage detection <sup>Note 6</sup>	1		
		WDT	WDT overflow	1		

Table 19-1.	Interrupt Source I	∟ist
-------------	--------------------	------


- **Notes 1.** The default priority determines the sequence of processing vectored interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 23 indicates the lowest priority.
  - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 19-1.
  - 3. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is cleared to 0.
  - 4. When 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated upon the timing when the INTTM5H1 signal is generated (see Figure 9-13 Transfer Timing).
  - 5. The interrupt source INTDMU is available only in the  $\mu$ PD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D.
  - 6. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1.

#### Figure 19-1. Basic Configuration of Interrupt Function (1/2)

### (A) Internal maskable interrupt



### (B) External maskable interrupt (INTP0 to INTP6)




- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP: In-service priority flag
- MK: Interrupt mask flag
- PR: Priority specification flag


<R>

## Figure 19-1. Basic Configuration of Interrupt Function (2/2)

# (C) External maskable interrupt (INTKR)



## (D) Software interrupt



- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP: In-service priority flag
- MK: Interrupt mask flag
- PR: Priority specification flag
- KRM: Key return mode register

## **19.3 Registers Controlling Interrupt Functions**

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag register (IF0L, IF0H, IF1L, IF1H)
- Interrupt mask flag register (MK0L, MK0H, MK1L, MK1H)
- Priority specification flag register (PR0L, PR0H, PR1L, PR1H)
- External interrupt rising edge enable register (EGP)
- External interrupt falling edge enable register (EGN)
- Program status word (PSW)

Table 19-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Interrupt Interrupt Request			Flag Interrupt Mask Flag			lag	Priority	rity Specification Flag	
Source			Register			Register			Register
INTLVI	LVIIF		IF0L	LVIMK		MKOL	LVIPR		PR0L
INTP0	PIF0		1	PMK0			PPR0		
INTP1	PIF1		1	PMK1			PPR1		
INTP2	PIF2		1	PMK2			PPR2		
INTP3	PIF3		1	PMK3			PPR3		
INTP4	PIF4		]	PMK4			PPR4		
INTP5	PIF5		1	PMK5			PPR5		
INTSRE6	SREIF6		1	SREMK6			SREPR6		
INTSR6	SRIF6	SRIF6 STIF6		IFOH SRMK6 N STMK6		мкон	SRPR6		PR0H
INTST6	STIF6					STPR6			
INTCSI10	CSIIF10 Note 1	DUALIF0 Note 1		CSIMK10 Note 2	DUALMK0 Note 2		CSIPR10 Note 3	DUALPR0 Note 3	
INTST0	STIF0 Note 1			STMK0 Note 2			STPR0 Note 3		
INTTMH1	TMIFH1	L	1	TMMKH1			TMPRH1		
INTTMH0	TMIFH0		ТММКНО			TMPRH0		]	
INTTM50	TMIF50		1	ТММК50 ТММК000			TMPR50		
INTTM000	TMIF000		1				TMPR000		
INTTM010	TMIF010		1	TMMK010			TMPR010		
INTAD	ADIF		IF1L	ADMK		MK1L	ADPR		PR1L
INTSR0	SRIF0		1	SRMK0			SRPR0		
INTWTI	WTIIF		]	WTIMK			WTIPR		
INTTM5 <sup>Note 4</sup>	TMIF51	TMIF51		TMMK51			TMPR51		
INTKR	KRIF	۱F		KRMK			KRPR		
INTWT	WTIF			WTMK			WTPR		
INTP6	PIF6			PMK6			PPR6		1
INTIIC0 <sup>Note 5</sup>	IICIF0 <sup>Note 7</sup>	0 <sup>Note 7</sup> IF1H		IICMK0 <sup>Note 8</sup>		MK1H	IICPR0 <sup>Note 9</sup>		PR1H
INTDMU <sup>Note 5, 6</sup>		DMUIF <sup>Note 6, 7</sup>		DMUMK <sup>Note 6, 8</sup>			DMUPR <sup>Note 6, 9</sup>		1

#### Table 19-2. Flags Corresponding to Interrupt Request Sources

**Notes 1.** If either interrupt source INTCSI10 or INTST0 is generated, these flags are set (1).

- 2. Both interrupt sources INTCSI10 and INTST0 are supported.
- 3. Bit 2 of PR0H supports both interrupt sources INTCSI10 and INTST0.
- 4. When 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated upon the timing when the INTTM5H1 signal is generated (see Figure 9-13 Transfer Timing).
- 5. Do not use serial interface IIC0 and multiplier/divider simultaneously, because the flags corresponding to the interrupt request sources of serial interface IIC0 and multiplier/divider support both of these interrupt request sources. If software which operates serial interface IIC0 is developed by CC78K0 which is C compiler, do not select the check box of "Using Multiplier/Divider" on GUI of PM+.
- **6.** μPD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only.
- 7. If either interrupt source INTIIC0 or INTDMU is generated, bit 0 of IF1H is set (1).
- 8. Bit 0 of MK1H supports both interrupt sources INTIIC0 and INTDMU.
- 9. Bit 0 of PR1H supports both interrupt sources INTIIC0 and INTDMU.

<R>

### (1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

IF0L, IF0H, IF1L, and IF1H are set by a 1-bit or 8-bit memory manipulation instruction. When IF0L and IF0H, and IF1L and IF1H are combined to form 16-bit registers IF0 and IF1, they are set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to 00H.

## Figure 19-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H)

Audress. III									
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IF0L	SREIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	
Address: FFI	E1H After r	eset: 00H I	R/W						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IF0H	TMIF010	TMIF000	TMIF50	TMIFH0	TMIFH1	DUALIF0	STIF6	SRIF6	
						CSIIF10			
						STIF0			
Address: FFI Symbol	E2H After r 7	eset: 00H I <6>	R/W <5>	<4>	<3>	<2>	<1>	<0>	
IF1L	0	PIF6	WTIF	KRIF	TMIF51	WTIIF	SRIF0	ADIF	
Address: FFI	E3H After r		R/W						
Symbol	7	6	5	4	3	2	1	<0>	
IF1H	0	0	0	0	0	0°	0	IICIF0 DMUIF <sup>Note</sup>	
	XXIFX			Inte	rrupt request	flag			
	0 No interrupt request signal is generated								

Interrupt request is generated, interrupt request status

Address: FFE0H After reset: 00H R/W

1

**Note** μPD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only.

Cautions 1. Be sure to clear bit 7 of 1F1L and bits 1 to 7 of IF1H to 0.

2. When operating a timer, serial interface, or A/D converter after standby release, operate it once after clearing the interrupt request flag. An interrupt request flag may be set by noise.

Cautions 3. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IF0L.0 = 0;" or "\_asm("clr1 IF0L, 0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as "IF0L &= 0xfe;" and compiled, it becomes the assembler of three instructions.

mov a, IF0L and a, #0FEH mov IF0L, a

In this case, even if the request flag of another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

## (2) Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

MK0L, MK0H, MK1L, and MK1H are set by a 1-bit or 8-bit memory manipulation instruction. When MK0L and MK0H, and MK1L and MK1H are combined to form 16-bit registers MK0 and MK1, they are set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

### Figure 19-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H)

E4H After re	eset: FFH I	R/W					
<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
SREMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK
E5H After re	eset: FFH I	R/W					
<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
TMMK010	ТММК000	TMMK50	ТММКНО	TMMKH1	DUALMK0 CSIMK10 STMK0	STMK6	SRMK6
7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
1	PMK6	WTMK	KRMK	TMMK51	WTIMK	SRMK0	ADMK
E7H After re	eset: FFH I	R/W					
7	6	5	4	3	2	1	<0>
1	1	1	1	1	1	1	IICMK0 DMUMK <sup>Note</sup>
XXMKX			Interru	upt servicing o	control		
0	Interrupt ser	vicing enabled	k				
1	Interrupt ser	vicing disable	d				
	<7> SREMK6 E5H After re <7> TMMK010 E6H After re 7 1 E7H After re 7 1 XXMKX 0	<7>       <6>         SREMK6       PMK5         E5H       After reset: FFH         <7>       <6>         TMMK010       TMMK000         E6H       After reset: FFH         7       <6>         1       PMK6         E7H       After reset: FFH         7       <6	<7>       <6>       <5>         SREMK6       PMK5       PMK4         E5H       After reset:       FFH       R/W         <7>       <6>       <5>         TMMK010       TMMK000       TMMK50         E6H       After reset:       FFH       R/W         7       <6>       <5>         1       PMK6       WTMK         E7H       After reset:       FFH       R/W         7       6       5         1       1       1         XXMKX           0       Interrupt servicing enabled	<7>       <6>       <5>       <4>         SREMK6       PMK5       PMK4       PMK3         E5H       After reset:       FFH       R/W         <7>       <6>       <5>       <4>         TMMK010       TMMK000       TMMK50       TMMKH0         E6H       After reset:       FFH       R/W         7       <6>       <5>       <4>         1       PMK6       WTMK       KRMK         E7H       After reset:       FFH       R/W         7       6       5       4         1       1       1       1         XXMKX       Interrupt       Interrupt         0       Interrupt servicing enabled       Interrupt	<7>       <6>       <5>       <4>       <3>         SREMK6       PMK5       PMK4       PMK3       PMK2         E5H       After reset:       FFH       R/W        <3>         <7>       <6>       <5>       <4>       <3>         TMMK010       TMMK000       TMMK50       TMMKH0       TMMKH1         E6H       After reset:       FFH       R/W           7       <6>       <5>       <4>       <3>         1       PMK6       WTMK       KRMK       TMMK51         E7H       After reset:       FFH       R/W           7       6       5       4       3          11       1       1       1       1          77       6       5       4       3          11       1       1       1       1       1          XXMKX       Interrupt servicing enabled       Interrupt servicing of the servicing enabled	<7>       <6>       <5>       <4>       <3>       <2>         SREMK6       PMK5       PMK4       PMK3       PMK2       PMK1         E5H       After reset:       FFH       R/W        <3>       <2>         TMMK010       TMMK000       TMMK50       TMMKH0       TMMKH1       DUALMK0         CSIMK10       TMMK000       TMMK50       TMMKH0       TMMKH1       DUALMK0         CSIMK10       TMMK000       TMMK50       TMMKH0       TMMK11       DUALMK0         CSIMK10       TMMK50       TMMKH0       TMMK11       DUALMK0         CSIMK10       STMK0       STMK0       STMK0       STMK0         E6H       After reset:       FFH       R/W           7       <6>       <5>       <4>       <3>       <2>         1       PMK6       WTMK       KRMK       TMMK51       WTIMK         E7H       After reset:       FFH       R/W         2          7       6       5       4       3       2         1       1       1         7       6       5       4       3	<7>       <6>       <5>       <4>       <3>       <2>       <1>         SREMK6       PMK5       PMK4       PMK3       PMK2       PMK1       PMK0         E5H       After reset:       FFH       R/W        <3>       <2>       <1>         TMMK010       TMMK000       TMMK50       TMMKH0       TMMKH1       DUALMK0       STMK6         E6H       After reset:       FFH       R/W        <3>       <2>       <1>         7       <6>       <5>       <4>       3       <2>       <1>         1       PMK6       WTMK       KRMK       TMMK51       WTIMK       SRMK0         E7H       After reset:       FFH       R/W         3       2       1         1       1       1       1       1       1       1       1       1         7       6       5       4       3       2       1       1       1       1         7       6       5       4       3       2       1       1       1       1       1       1         7       6       5       4       3       2

**Note** μPD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only.

Caution Be sure to set bit 7 of MK1L and bits 1 to 7 of MK1H to 1.

## (3) Priority specification flag registers (PR0L, PR0H, PR1L, PR1H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority order. PR0L, PR0H, PR1L, and PR1H are set by a 1-bit or 8-bit memory manipulation instruction. If PR0L and PR0H, and PR1L and PR1H are combined to form 16-bit registers PR0 and PR1, they are set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

### Figure 19-4. Format of Priority Specification Flag Registers (PR0L, PR0H, PR1L, PR1H)

Address: FFI	E8H After re	eset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PROL	SREPR6	PPR5	PPR4	PPR3	PPR2	PPR1	PPR0	LVIPR
Address: FFI	E9H After re	eset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR0H	TMPR010	TMPR000	TMPR50	TMPRH0	TMPRH1	DUALPR0	STPR6	SRPR6
						CSIPR10		
						STPR0		
Address: FFI	ΞΛϤ Δftorr	eset: FFH	R/W					
Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR1L	1	PPR6	WTPR	KRPR	TMPR51	WTIPR	SRPR0	ADPR
Address: FFE	EBH After r	eset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	<0>
PR1H	1	1	1	1	1	1	1	IICPR0
								DMUPR <sup>Note</sup>
		-						
	XXPRX			Prio	rity level selee	ction		
	0	High priority	level					
	1	Low priority	level					

**Note** μPD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only.

Caution Be sure to set bit 7 of PR1L and bits 1 to 7 of PR1H to 1.

(4) External interrupt rising edge enable register (EGP), external interrupt falling edge enable register (EGN) These registers specify the valid edge for INTP0 to INTP6.

EGP and EGN are set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to 00H.

# Figure 19-5. Format of External Interrupt Rising Edge Enable Register (EGP) and External Interrupt Falling Edge Enable Register (EGN)

Address: FF4	48H After r	eset: 00H I	R/W					
Symbol	7	6	5	4	3	2	1	0
EGP	0	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0
Address: FF4	19H After r	eset: 00H I	R/W					
Symbol	7	6	5	4	3	2	1	0
EGN	0	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0

EGPn	EGNn	INTPn pin valid edge selection $(n = 0 \text{ to } 6)$
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

## Caution Be sure to clear bit 7 of EGP and EGN to 0.

Table 19-3 shows the ports corresponding to EGPn and EGNn.

Detection Enable Register		Edge Detection Port	Interrupt Request Signal
EGP0	EGN0	P120	INTP0
EGP1	EGN1	P30	INTP1
EGP2	EGN2	P31	INTP2
EGP3	EGN3	P32	INTP3
EGP4	EGN4	P33	INTP4
EGP5	EGN5	P16	INTP5
EGP6	EGN6	P140	INTP6

Table 19-3. Ports Corresponding to EGPn and EGNn

Caution Select the port mode by clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.

**Remark** n = 0 to 6

## (5) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP flag that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP flag. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 02H.




Figure 19-6. Format of Program Status Word

### **19.4 Interrupt Servicing Operations**

#### 19.4.1 Maskable interrupt acknowledgement

A maskable interrupt becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request (when the ISP flag is reset to 0).

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 19-4 below.

For the interrupt request acknowledgement timing, see Figures 19-8 and 19-9.

	Minimum Time	Maximum Time <sup>Note</sup>
When ××PR = 0	7 clocks	32 clocks
When $\times$ PR = 1	8 clocks	33 clocks

Note If an interrupt request is generated just before a divide instruction, the wait time becomes longer.

Remark 1 clock: 1/fcpu (fcpu: CPU clock)


If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.


An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 19-7 shows the interrupt request acknowledgement algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP flag. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.






××IF: Interrupt request flag

××MK: Interrupt mask flag

××PR: Priority specification flag

IE: Flag that controls acknowledgement of maskable interrupt request (1 = Enable, 0 = Disable)


ISP: Flag that indicates the priority level of the interrupt currently being serviced (0 = high-priority interrupt servicing, 1 = No interrupt request acknowledged, or low-priority interrupt servicing)



## Figure 19-8. Interrupt Request Acknowledgement Timing (Minimum Time)







Remark 1 clock: 1/fcpu (fcpu: CPU clock)

#### 19.4.2 Software interrupt request acknowledgement

A software interrupt acknowledge is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (003EH, 003FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

## Caution Do not use the RETI instruction for restoring from the software interrupt.

#### 19.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt. Multiple interrupt servicing does not occur unless the interrupt request acknowledgement enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgement becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgement.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 19-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 19-10 shows multiple interrupt servicing examples.

 Table 19-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing


 During Interrupt Servicing

Multiple Interru		Software				
	PR = 0		PR = 1		Interrupt	
Interrupt Being Serviced		IE = 1	IE = 0	IE = 1	IE = 0	Request
Maskable interrupt	ISP = 0	0	×	×	×	0
	ISP = 1	0	×	0	×	0
Software interrupt	0	×	0	×	0	

Remarks 1. O: Multiple interrupt servicing enabled


- 2. ×: Multiple interrupt servicing disabled
- 3. ISP and IE are flags contained in the PSW.
  - ISP = 0: An interrupt with higher priority is being serviced.
  - ISP = 1: No interrupt request has been acknowledged, or an interrupt with a lower priority is being serviced.
  - IE = 0: Interrupt request acknowledgement is disabled.
  - IE = 1: Interrupt request acknowledgement is enabled.
- 4. PR is a flag contained in PR0L, PR0H, PR1L, and PR1H.
  - PR = 0: Higher priority level
  - PR = 1: Lower priority level


#### Figure 19-10. Examples of Multiple Interrupt Servicing (1/2)



## Example 1. Multiple interrupt servicing occurs twice


During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the El instruction must always be issued to enable interrupt request acknowledgment.





Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 0: Higher priority level
- PR = 1: Lower priority level
- IE = 0: Interrupt request acknowledgment disabled



### Figure 19-10. Examples of Multiple Interrupt Servicing (2/2)

## Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled

Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 0: Higher priority level
- IE = 0: Interrupt request acknowledgement disabled


## 19.4.4 Interrupt request hold

There are instructions where, even if an interrupt request is issued for them while another instruction is being executed, request acknowledgement is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV A, PSW
- MOV PSW, A
- MOV1 PSW. bit, CY
- MOV1 CY, PSW. bit
- AND1 CY, PSW. bit
- OR1 CY, PSW. bit
- XOR1 CY, PSW. bit
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW. bit, \$addr16
- BF PSW. bit, \$addr16
- BTCLR PSW. bit, \$addr16
- El
- DI
- Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, MK0L, MK0H, MK1L, MK1H, PR0L, PR0H, PR1L, and PR1H registers.
- Caution The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.

Figure 19-11 shows the timing at which interrupt requests are held pending.

### Figure 19-11. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

- 2. Instruction M: Instruction other than interrupt request hold instruction
- 3. The xxPR (priority level) values do not affect the operation of xxIF (interrupt request).

## CHAPTER 20 KEY INTERRUPT FUNCTION

## 20.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by setting the key return mode register (KRM) and inputting a falling edge to the key interrupt input pins (KR0 to KR7).

Flag	Description
KRM0	Controls KR0 signal in 1-bit units.
KRM1	Controls KR1 signal in 1-bit units.
KRM2	Controls KR2 signal in 1-bit units.
KRM3	Controls KR3 signal in 1-bit units.
KRM4	Controls KR4 signal in 1-bit units.
KRM5	Controls KR5 signal in 1-bit units.
KRM6	Controls KR6 signal in 1-bit units.
KRM7	Controls KR7 signal in 1-bit units.

 Table 20-1.
 Assignment of Key Interrupt Detection Pins


## 20.2 Configuration of Key Interrupt

The key interrupt includes the following hardware.

Tuble 20 2. Configuration of hey interrupt	Table 20-2.	Configuration of Key	/ Interrupt
--	-------------	----------------------	-------------

Item	Configuration
Control register	Key return mode register (KRM)

Figure 20-1. Block Diagram of Key Interrupt




## 20.3 Register Controlling Key Interrupt

## (1) Key return mode register (KRM)

This register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals, respectively. KRM is set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets KRM to 00H.

### Figure 20-2. Format of Key Return Mode Register (KRM)

Address: FF6EH After reset: 00H R/W



KRMn	Key interrupt mode control
0	Does not detect key interrupt signal
1	Detects key interrupt signal

- Cautions 1. If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1.
  - 2. If KRM is changed, the interrupt request flag may be set. Therefore, disable interrupts and then change the KRM register. Clear the interrupt request flag and enable interrupts.
  - 3. The bits not used in the key interrupt mode can be used as normal ports.

## **CHAPTER 21 STANDBY FUNCTION**

## 21.1 Standby Function and Configuration

## 21.1.1 Standby function

The standby function is designed to reduce the operating current of the system. The following two modes are available.

### (1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator, internal high-speed oscillator, internal low-speed oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

## (2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and internal high-speed oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the CPU is operating on the main system clock. The subsystem clock oscillation cannot be stopped. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
  - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction.
  - 3. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.

### 21.1.2 Registers controlling standby function

The standby function is controlled by the following two registers.

- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

Remark For the registers that start, stop, or select the clock, see CHAPTER 6 CLOCK GENERATOR.

## (1) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. When X1 clock oscillation starts with the internal high-speed oscillation clock or subsystem clock used as the CPU clock, the X1 clock oscillation stabilization time can be checked.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by  $\overrightarrow{\text{RESET}}$  input, POC, LVI, and WDT), the STOP instruction and MSTOP (bit 7 of MOC register) = 1 clear OSTC to 00H.

## Figure 21-1. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

		0000						
Symbol	7	6	5	4	3	2	1	0
OSTC	0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16
	MOST11	MOST13	MOST14	MOST15	MOST16	Oscillation	stabilization t	ime status
							fx = 10 MHz	fx = 20 MHz
	1	0	0	0	0	2 <sup>11</sup> /fx min.	204.8 <i>µ</i> s min.	102.4 <i>µ</i> s min.
	1	1	0	0	0	2 <sup>13</sup> /fx min.	819.2 <i>μ</i> s min.	409.6 <i>µ</i> s min.
	1	1	1	0	0	2 <sup>14</sup> /fx min.	1.64 ms min.	819.2 <i>µ</i> s min.
	1	1	1	1	0	2 <sup>15</sup> /fx min.	3.27 ms min.	1.64 ms min.
	1	1	1	1	1	2 <sup>16</sup> /fx min.	6.55 ms min.	3.27 ms min.


Address: FFA3H After reset: 00H R

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.

- 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
  - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



**Remark** fx: X1 clock oscillation frequency

### (2) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released. When the X1 clock is selected as the CPU clock, the operation waits for the time set using OSTS after the STOP mode is released.

When the internal high-speed oscillation clock is selected as the CPU clock, confirm with OSTC that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

Other than above

Reset signal generation sets OSTS to 05H.

#### Figure 21-2. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FF	A4H After	reset: 05H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0
	OSTS2	OSTS1	OSTS0		Oscillation	stabilization tir	ne selection	
						fx = 10 MHz	fx =	= 20 MHz
	0	0	1	2 <sup>11</sup> /fx	20	4.8 <i>μ</i> s	102.4 <i>µ</i>	<i>I</i> S
	0	1	0	2 <sup>13</sup> /fx	81	9.2 <i>μ</i> s	409.6 µ	/S
	0	1	1	2 <sup>14</sup> /fx	1.	64 ms	819.2 μ	/S
	1	0	0	2 <sup>15</sup> /fx	3.	27 ms	1.64 m	S
	1	0	1	2 <sup>16</sup> /fx	6.	55 ms	3.27 m	5


Setting prohibited

Cautions 1.	To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS
	before executing the STOP instruction.

- 2. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
- 3. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
  - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

4. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

# 21.2 Standby Function Operation

## 21.2.1 HALT mode

# (1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, internal high-speed oscillation clock, or subsystem clock.

The operating statuses in the HALT mode are shown below.

HALT M	de Setting	When HALT Instruction Is	s Executed While CPU Is Operat	ting on Main System Clock			
Item		When CPU Is Operating on Internal High-Speed Oscillation Clock (fян)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (fexcLk)			
System clock		Clock supply to the CPU is stop	Clock supply to the CPU is stopped				
Main system clock fRH		Operation continues (cannot be stopped)	t Status before HALT mode was set is retained				
	fx	Status before HALT mode was set is retained	Operation continues (cannot be stopped)	Status before HALT mode was set is retained			
fexclk		Operates or stops by external clock input		Operation continues (cannot be stopped)			
Subsystem clock	fхт	Status before HALT mode was	set is retained				
	<b>f</b> EXCLKS	Operates or stops by external of	clock input				
fRL		Status before HALT mode was	set is retained				
CPU		Operation stopped					
Flash memory							
RAM		Status before HALT mode was set is retained					
Port (latch)							
16-bit timer/event co	unter 00	Operable					
8-bit timer/event 50							
counter	51						
8-bit timer H0							
	H1						
Watch timer							
Watchdog timer		Operable. Clock supply to watchdog timer stops when "internal low-speed oscillator can be stopped by software" is set by option byte.					
Clock output		Operable					
A/D converter							
Serial interface UART0							
ι	JART6						
C	SI10						
1	C0						
Multiplier/divider <sup>Note</sup>							
Power-on-clear function							
Low-voltage detection function							
External interrupt							

Table 21-1. Operating Statuses in HALT Mode (1/2	Table 21-1.	Operating	Statuses in	n HALT	Mode	(1/2)
--	-------------	-----------	-------------	--------	------	-------

**Note** *μ*PD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only.

**Remark** free: Internal high-speed oscillation clock

- fx: X1 clock
- fexclk: External main system clock
- fxT: XT1 clock
- fexclks: External subsystem clock
- fRL: Internal low-speed oscillation clock

HALT M	Iode Setting	When HALT Instruction Is Executed W	hile CPU Is Operating on Subsystem Clock	
Item		When CPU Is Operating on XT1 Clock ( $f_{XT}$ )	When CPU Is Operating on External Subsystem Clock (fexcLks)	
System clock		Clock supply to the CPU is stopped		
Main system clock fRH		Status before HALT mode was set is retained		
	fx			
	<b>f</b> exclk	Operates or stops by external clock input		
Subsystem cloc	k fxt	Operation continues (cannot be stopped)	Status before HALT mode was set is retained	
	<b>f</b> exclks	Operates or stops by external clock input	Operation continues (cannot be stopped)	
fRL		Status before HALT mode was set is retained		
CPU		Operation stopped		
Flash memory				
RAM		Status before HALT mode was set is retained		
Port (latch)				
16-bit timer/event counter 00		Operable		
8-bit timer/event	50 <sup>Note1</sup>			
counter	51 <sup>Note1</sup>			
8-bit timer H0				
	H1			
Watch timer				
Watchdog timer		Operable. Clock supply to watchdog timer stops when "internal low-speed oscillator can be stopped by software" is set by option byte.		
Clock output		Operable		
A/D converter		Operable. However, operation disabled when peripheral hardware clock (fPRs) is stopped.		
Serial interface	UART0	Operable		
	UART6			
	CSI10 <sup>Note1</sup>			
	IIC0 <sup>Note1</sup>			
Multiplier/divider <sup>Note2</sup>		1		
Power-on-clear fund	ction	1		
Low-voltage detection function		1		
External interrupt				

Table 21-1.	Operating Statuses in HALT Mode (2/2	2)
-------------	--------------------------------------	----

**Notes 1.** When the CPU is operating on the subsystem clock and the internal high-speed oscillation clock has been stopped, do not start operation of these functions on the external clock input from peripheral hardware pins.

**2.**  $\mu PD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only.$ 


Remark	fвн:	Internal high-speed oscillation clock			
	fx:	X1 clock			
	fexclk:	External main system clock			
	fхт:	XT1 clock			
fexclks:		External subsystem clock			
	frL:	Internal low-speed oscillation clock			


## (2) HALT mode release

The HALT mode can be released by the following two sources.

## (a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.





Note The wait time is as follows:


- When vectored interrupt servicing is carried out: 8 or 9 clocks
- When vectored interrupt servicing is not carried out: 2 or 3 clocks
- **Remark** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

#### (b) Release by reset signal generation


When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 21-4. HALT Mode Release by Reset


#### (1) When high-speed system clock is used as CPU clock




### (2) When internal high-speed oscillation clock is used as CPU clock



## (3) When subsystem clock is used as CPU clock





Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing execution
	0	1	0	1	Next address
	0	1	×	0	instruction execution
	0	1	1	1	Interrupt servicing execution
	1	×	×	×	HALT mode held
Reset	-	_	×	×	Reset processing

Table 21-2. Operation in Response to Interrupt Request in HALT Mode

×: don't care

## 21.2.2 STOP mode

## (1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the main system clock.

Caution Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.

The operating statuses in the STOP mode are shown below.

STOP N	Iode Setting	When STOP Instruction Is	s Executed While CPU Is Operat	ing on Main System Clock		
ltem		When CPU Is Operating on Internal High-Speed Oscillation Clock (fRH)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (fexclk)		
System clock		Clock supply to the CPU is stop	pped			
Main system clo	ock free	Stopped				
	fx					
	<b>f</b> exclk	Input invalid				
Subsystem cloc	k fxt	Status before STOP mode was	set is retained			
	<b>f</b> exclks	Operates or stops by external c	lock input			
fRL		Status before STOP mode was	set is retained			
CPU		Operation stopped				
Flash memory						
RAM		Status before STOP mode was	Status before STOP mode was set is retained			
Port (latch)						
16-bit timer/event co		Operation stopped	Operation stopped			
8-bit timer/event	50 Note 1	Operable only when TI50 is sel	ected as the count clock			
counter	51 Note 1	Operable only when TI51 is selected as the count clock				
8-bit timer	HO	Operable only when TM50 output is selected as the count clock during 8-bit timer/event counter 50 operation				
	H1	Operable only when $f_{RL}$ , $f_{RL}/2^7$ , $f_{RL}/2^9$ is selected as the count clock				
Watch timer		Operable only when subsystem clock is selected as the count clock				
Watchdog timer		Operable. Clock supply to watchdog timer stops when "internal low-speed oscillator can be stopped by software" is set by option byte.				
Clock output		Operable only when subsystem clock is selected as the count clock				
A/D converter		Operation stopped				
Serial interface	UART0	Operable only when TM50 outp	ut is selected as the serial clock	during 8-bit timer/event counter		
	UART6	50 operation				
	CSI10 <sup>Note 1</sup>	Operable only when external cl	ock is selected as the serial clocl	k		
	IIC0 <sup>Note 1</sup>	Operable only when the external clock from EXSCL0/P62 pin is selected as the serial clock				
Multiplier/divider	2	Operation stopped	Operation stopped			
Power-on-clear fund	ction	Operable				
Low-voltage detecti	on function					
External interrupt						

Table 21-3. Operating Statuses in STOP Mod	Table 21-3.	Operating	Statuses	in	STOP	Mod
--	-------------	-----------	----------	----	------	-----

**Notes 1.** Do not start operation of these functions on the external clock input from peripheral hardware pins in the stop mode.

**2.**  $\mu$ PD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only.

# Remark free: Internal high-speed oscillation clock

 fx:
 X1 clock

 fExcLk:
 External main system clock


 fxr:
 XT1 clock

 fExcLks:
 External subsystem clock

 fRL:
 Internal low-speed oscillation clock

- Cautions 1. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.
  - 2. Even if "internal low-speed oscillator can be stopped by software" is selected by the option byte, the internal low-speed oscillation clock continues in the STOP mode in the status before the STOP mode is set. To stop the internal low-speed oscillator's oscillation in the STOP mode, stop it by software and then execute the STOP instruction.
  - 3. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC).
  - 4. If the STOP instruction is executed when AMPH = 1, supply of the CPU clock is stopped for 4.06 to 16.12  $\mu$ s after the STOP mode is released when the internal high-speed oscillation clock is selected as the CPU clock, or for the duration of 160 external clocks when the high-speed system clock (external clock input) is selected as the CPU clock.
- (2) STOP mode release

Figure 21-5. Operation Timing When STOP Mode Is Released (When Unmasked Interrupt Request Is Generated)



# **Notes 1.** When AMPH = 1

- 2. The wait time is as follows:
  - When vectored interrupt servicing is carried out: 8 or 9 clocks
  - When vectored interrupt servicing is not carried out: 2 or 3 clocks


The STOP mode can be released by the following two sources.

#### (a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.


#### Figure 21-6. STOP Mode Release by Interrupt Request Generation (1/2)

# (1) When high-speed system clock (X1 oscillation) is used as CPU clock



#### (2) When high-speed system clock (external clock input) is used as CPU clock (1/2)

• When AMPH = 1




# **Note** The wait time is as follows:

- When vectored interrupt servicing is carried out:
   8 or 9 clocks
- When vectored interrupt servicing is not carried out: 2 or 3 clocks
- **Remark** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.


# Figure 21-6. STOP Mode Release by Interrupt Request Generation (2/2)

# (2) When high-speed system clock (external clock input) is used as CPU clock (2/2)

# • When AMPH = 0



# (3) When internal high-speed oscillation clock is used as CPU clock




- When vectored interrupt servicing is not carried out: 2 or 3 clocks
- **Remark** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

# (b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.





#### (1) When high-speed system clock is used as CPU clock





Remark fx: X1 clock oscillation frequency

Table 21-4.	Operation in	Response to	o Interrupt R	equest in ST	OP Mode

Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing execution
	0	1	0	1	Next address
	0	1	×	0	instruction execution
	0	1	1	1	Interrupt servicing execution
	1	×	×	×	STOP mode held
Reset	_	_	×	×	Reset processing

 $\times$ : don't care

# **CHAPTER 22 RESET FUNCTION**

The following four operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- (4) Internal reset by comparison of supply voltage and detection voltage of low-power-supply detector (LVI)


External and internal resets have no functional differences. In both cases, program execution starts at the address at 0000H and 0001H when the reset signal is generated.

A reset is applied when a low level is input to the RESET pin, the watchdog timer overflows, or by POC and LVI circuit voltage detection, and each item of hardware is set to the status shown in Tables 22-1 and 22-2. Each pin is high impedance during reset signal generation or during the oscillation stabilization time just after a reset release, except for P130, which is low-level output.

When a low level is input to the RESET pin, the device is reset. It is released from the reset status when a high level is input to the RESET pin and program execution is started with the internal high-speed oscillation clock after reset processing. A reset by the watchdog timer is automatically released, and program execution starts using the internal high-speed oscillation clock (see **Figures 22-2** to **22-4**) after reset processing. Reset by POC and LVI circuit power supply detection is automatically released when  $V_{DD} \ge V_{POC}$  or  $V_{DD} \ge V_{LVI}$  after the reset, and program execution starts using the internal high-speed oscillation clock (see **CHAPTER 23 POWER-ON-CLEAR CIRCUIT** and **CHAPTER 24 LOW-VOLTAGE DETECTOR**) after reset processing.

Cautions 1. For an external reset, input a low level for 10  $\mu$ s or more to the **RESET** pin.

- During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input and external subsystem clock input become invalid.
- 3. When the STOP mode is released by a reset, the STOP mode contents are held during reset input. However, the port pins become high-impedance, except for P130, which is set to low-level output.




# Figure 22-1. Block Diagram of Reset Function

Caution An LVI circuit internal reset does not reset the LVI circuit.

Remarks 1. LVIM: Low-voltage detection register


2. LVIS: Low-voltage detection level selection register




# Figure 22-2. Timing of Reset by RESET Input

- Note Set P130 to high-level output by software.
- **Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.









# Caution A watchdog timer internal reset resets the watchdog timer.

**Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.



# Figure 22-4. Timing of Reset in STOP Mode by RESET Input



- **Remarks 1.** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.
  - 2. For the reset timing of the power-on-clear circuit and low-voltage detector, see CHAPTER 23 POWER-ON-CLEAR CIRCUIT and CHAPTER 24 LOW-VOLTAGE DETECTOR.

Item			During Reset Period
System clock			Clock supply to the CPU is stopped.
Main system clock fRH		fвн	Operation stopped
		fx	Operation stopped (pin is I/O port mode)
		fexclk	Clock input invalid (pin is I/O port mode)
;	Subsystem clock	fхт	Operation stopped (pin is I/O port mode)
		<b>f</b> exclks	Clock input invalid (pin is I/O port mode)
t	fRL		Operation stopped
CPL	J		
Flas	h memory		
RAN	Λ		
Port	(latch)		
16-b	oit timer/event cour	nter 00	
8-bit	t timer/event	50	
cour	nter	51	
8-bit	t timer	HO	
		H1	
Wat	ch timer		
Wat	chdog timer		
Cloc	k output		
A/D	converter		
Seri	al interface U/	ART0	
	U	ART6	
CSI10			
	IIC	0	
Mult	iplier/divider <sup>Note</sup>		
Pow	er-on-clear function	n	Operable
Low	-voltage detection	function	Operation stopped
Exte	ernal interrupt		

# Table 22-1. Operation Statuses During Reset Period

Note  $\mu$ PD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D only.

**Remark** free: Internal high-speed oscillation clock

- fx: X1 oscillation clock
- fexclk: External main system clock
- fxT: XT1 oscillation clock
- fexclks: External subsystem clock
- fRL: Internal low-speed oscillation clock

	After Reset Acknowledgment <sup>Note 1</sup>	
Program counter (PC)		The contents of the reset vector table (0000H, 0001H) are set.
Stack pointer (SP)		Undefined
Program status word	I (PSW)	02H
RAM	Data memory	Undefined <sup>Note 2</sup>
	General-purpose registers	Undefined <sup>Note 2</sup>
Port registers (P0 to	P4, P6, P7, P12 to P14) (output latches)	00H
Port mode registers	FFH	
Pull-up resistor optio	00H	
Internal expansion R	0CH <sup>Note 3</sup>	
Internal memory size	CFH <sup>Note 3</sup>	
Memory bank select register (BANK)		00H
Clock operation mod	e select register (OSCCTL)	00H
Processor clock cont	trol register (PCC)	01H
Internal oscillation m	ode register (RCM)	80H
Main OSC control re	gister (MOC)	80H
Main clock mode reg	ister (MCM)	00H
Oscillation stabilizati	on time counter status register (OSTC)	00H
Oscillation stabilizati	on time select register (OSTS)	05H
16-bit timer/event	Timer counter 00 (TM00)	0000H
counter 00	Capture/compare registers 000, 010 (CR000, CR010)	0000H
	Mode control register 00 (TMC00)	00H
	Prescaler mode register 00 (PRM00)	00H
	Capture/compare control register 00 (CRC00)	00H
	Timer output control register 00 (TOC00)	00H

#### Table 22-2. Hardware Statuses After Reset Acknowledgment (1/3)

**Notes 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

- 2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.
- **3.** The initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) after a reset release are constant (IMS = CFH, IXS = 0CH) in all the 78K0/KD2 products, regardless of the internal memory capacity. Therefore, after a reset is released, be sure to set the following values for each product.

Flash Memory Version (78K0/KD2)	IMS	IXS
μPD78F0521	04H	0CH
μPD78F0522	C6H	
μPD78F0523	С8Н	
μPD78F0524	ССН	0AH
μPD78F0525	CFH	08H
μPD78F0526	ССН	04H
μPD78F0527, 78F0527D <sup>Note 4</sup>	ССН	00H

4. The ROM and RAM capacities of the products with the on-chip debug function can be debugged according to the debug target products. Set IMS and IXS according to the debug target products.

	Hardware	Status After Reset Acknowledgment <sup>Note 1</sup>
8-bit timer/event	Timer counters 50, 51 (TM50, TM51)	00H
counters 50, 51	Compare registers 50, 51 (CR50, CR51)	00H
	Timer clock selection registers 50, 51 (TCL50, TCL51)	00H
	Mode control registers 50, 51 (TMC50, TMC51)	00H
8-bit timers H0, H1	Compare registers 00, 10, 01, 11 (CMP00, CMP10, CMP01, CMP11)	00H
	Mode registers (TMHMD0, TMHMD1)	00H
	Carrier control register 1 (TMCYC1) <sup>Note 2</sup>	00H
Watch timer	Operation mode register (WTM)	00H
Clock output controller	Clock output selection register (CKS)	00H
Watchdog timer	Enable register (WDTE)	1AH/9AH <sup>Note 3</sup>
A/D converter	10-bit A/D conversion result register (ADCR)	0000H
	8-bit A/D conversion result register (ADCRH)	00H
	Mode register (ADM)	00H
	Analog input channel specification register (ADS)	00H
	A/D port configuration register (ADPC)	00H
Serial interface	Receive buffer register 0 (RXB0)	FFH
UART0	Transmit shift register 0 (TXS0)	FFH
	Asynchronous serial interface operation mode register 0 (ASIM0)	01H
	Asynchronous serial interface reception error status register 0 (ASIS0)	00H
	Baud rate generator control register 0 (BRGC0)	1FH
Serial interface	Receive buffer register 6 (RXB6)	FFH
UART6	Transmit buffer register 6 (TXB6)	FFH
	Asynchronous serial interface operation mode register 6 (ASIM6)	01H
	Asynchronous serial interface reception error status register 6 (ASIS6)	00H
	Asynchronous serial interface transmission status register 6 (ASIF6)	00H
	Clock selection register 6 (CKSR6)	00H
	Baud rate generator control register 6 (BRGC6)	FFH
	Asynchronous serial interface control register 6 (ASICL6)	16H
	Input switch control register (ISC)	00H
Serial interface	Transmit buffer register 10 (SOTB10)	00H
CSI10	Serial I/O shift registers 10 (SIO10)	00H
	Serial operation mode registers 10 (CSIM10)	00H
	Serial clock selection registers 10 (CSIC10)	00H

Table 22-2.	. Hardware Statuses	After Reset	Acknowledgment (2/3)
-------------	---------------------	-------------	----------------------

**Notes 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

- 2. 8-bit timer H1 only.
- 3. The reset value of WDTE is determined by the option byte setting.

	Hardware	Status After Reset Acknowledgment <sup>Note 1</sup>
Serial interface IIC0	Shift register 0 (IIC0)	00H
	Control register 0 (IICC0)	00H
	Slave address register 0 (SVA0)	00H
	Clock selection register 0 (IICCL0)	00H
	Function expansion register 0 (IICX0)	00H
	Status register 0 (IICS0)	00H
	Flag register 0 (IICF0)	00H
Multiplier/divider Note 2	Remainder data register 0 (SDR0)	0000H
	Multiplication/division data register A0 (MDA0H, MDA0L)	0000H
	Multiplication/division data register B0 (MDB0)	0000H
	Multiplier/divider control register 0 (DMUC0)	00H
Key interrupt	Key return mode register (KRM)	00H
Reset function	Reset control flag register (RESF)	00H <sup>Note 3</sup>
Low-voltage detector	Low-voltage detection register (LVIM)	00H <sup>Note 3</sup>
	Low-voltage detection level selection register (LVIS)	00H <sup>Note 3</sup>
Interrupt	Request flag registers 0L, 0H, 1L, 1H (IF0L, IF0H, IF1L, IF1H)	00H
	Mask flag registers 0L, 0H, 1L, 1H (MK0L, MK0H, MK1L, MK1H)	FFH
	Priority specification flag registers 0L, 0H, 1L, 1H (PR0L, PR0H, PR1L, PR1H)	FFH
	External interrupt rising edge enable register (EGP)	00H
	External interrupt falling edge enable register (EGN)	00H

Table 22-2.	Hardware \$	Statuses	After Rese	t Acknowle	dgment (3/3)
-------------	-------------	----------	------------	------------	--------------

- **Notes 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
  - 2. Multiplier/divider is available only in the  $\mu$ PD78F0524, 78F0525, 78F0526, 78F0527, and 78F0527D.
  - **3.** These values vary depending on the reset source.

	Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Register					
RESF	WDTRF bit	Cleared (0)	Cleared (0)	Set (1)	Held
	LVIRF bit			Held	Set (1)
LVIM		Cleared (00H)	Cleared (00H)	Cleared (00H)	Held
LVIS					

# 22.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0/KD2. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-clear (POC) circuit, and reading RESF set RESF to 00H.

# Figure 22-5. Format of Reset Control Flag Register (RESF)

Address: FFA	ACH After r	eset: 00H <sup>Note</sup>	R					
Symbol	7	6	5	4	3	2	1	0
RESF	0	0	0	WDTRF	0	0	0	LVIRF

WDTRF	Internal reset request by watchdog timer (WDT)					
0	Internal reset request is not generated, or RESF is cleared.					
1	Internal reset request is generated.					

LVIRF	Internal reset request by low-voltage detector (LVI)				
0	nternal reset request is not generated, or RESF is cleared.				
1	Internal reset request is generated.				

Note The value after reset varies depending on the reset source.

# Caution Do not read data by a 1-bit memory manipulation instruction.

The status of RESF when a reset request is generated is shown in Table 22-3.

 Table 22-3.
 RESF Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Flag				
WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held
LVIRF			Held	Set (1)

# CHAPTER 23 POWER-ON-CLEAR CIRCUIT

# 23.1 Functions of Power-on-Clear Circuit


The power-on-clear circuit (POC) has the following functions.

- Generates internal reset signal at power on.
  In the 1.59 V POC mode (option byte: POCMODE = 0), the reset signal is released when the supply voltage (V<sub>DD</sub>) exceeds 1.59 V ±0.15 V.
  In the 2.7 V/1.59 V POC mode (option byte: POCMODE = 1), the reset signal is released when the supply voltage (V<sub>DD</sub>) exceeds 2.7 V ±0.2 V.
- Compares supply voltage (V<sub>DD</sub>) and detection voltage (V<sub>POC</sub> = 1.59 V ±0.15 V), generates internal reset signal when V<sub>DD</sub> < V<sub>POC</sub>.
  - Caution If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.
  - **Remark** This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT) or low-voltage-detector (LVI). RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT or LVI. For details of RESF, see **CHAPTER 22 RESET FUNCTION**.

# 23.2 Configuration of Power-on-Clear Circuit

The block diagram of the power-on-clear circuit is shown in Figure 23-1.

# Figure 23-1. Block Diagram of Power-on-Clear Circuit



# 23.3 Operation of Power-on-Clear Circuit

# (1) In 1.59 V POC mode (option byte: POCMODE = 0)


- An internal reset signal is generated on power application. When the supply voltage (VDD) exceeds the detection voltage (VPOC = 1.59 V ±0.15 V), the reset status is released.
- The supply voltage (V<sub>DD</sub>) and detection voltage (V<sub>POC</sub> = 1.59 V ±0.15 V) are compared. When V<sub>DD</sub> < V<sub>POC</sub>, the internal reset signal is generated. It is released when V<sub>DD</sub> ≥ V<sub>POC</sub>.

# (2) In 2.7 V/1.59 V POC mode (option byte: POCMODE = 1)

- An internal reset signal is generated on power application. When the supply voltage (VDD) exceeds the detection voltage (VDDPOC = 2.7 V ±0.2 V), the reset status is released.
- The supply voltage (V<sub>DD</sub>) and detection voltage (V<sub>POC</sub> = 1.59 V ±0.15 V) are compared. When V<sub>DD</sub> < V<sub>POC</sub>, the internal reset signal is generated. It is released when V<sub>DD</sub> ≥ V<sub>DDPOC</sub>.

The timing of generation of the internal reset signal by the power-on-clear circuit and low-voltage detector is shown below.

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit



# and Low-Voltage Detector (1/2)

<R>


 $\langle R \rangle$ 

<R>

- Notes 1. The guaranteed operation range for the standard and (A) grade products is 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, and 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V for the (A2) grade products. To set the voltage range below the guaranteed operation range to the reset state when the supply voltage falls, use the reset function of the low-voltage detector, or input a low level to the RESET pin.
  - 2. With the standard and (A) grade products, if the voltage rises to 1.8 V at a rate slower than 0.5 V/ms (MIN.) on power application, input a low level to the RESET pin after power application and before the voltage reaches 1.8 V, or set the 2.7 V/1.59 V POC mode by using an option byte (POCMODE = 1).
    - **3.** With the (A2) grade products, if the voltage rises to 2.7 V at a rate slower than 0.75 V/ms (MIN.) on power application, input a low level to the RESET pin after power application and before the voltage reaches 2.7 V.
    - 4. The oscillation accuracy stabilization time of the internal high-speed oscillation clock is included in the internal voltage stabilization time.
    - 5. The CPU clock can be switched from the internal high-speed oscillation clock to the high-speed system clock or to the subsystem clock. To use the X1 clock, use the OSTC register to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
  - Caution Set the low-voltage detector by software after the reset status is released (see CHAPTER 24 LOW-VOLTAGE DETECTOR).
  - Remark
     VLVI:
     LVI detection voltage

     VPOC:
     POC detection voltage

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector (2/2)



- <R> Notes 1. The guaranteed operation range for the standard and (A) grade products is 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, and 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V for the (A2) grade products. To set the voltage range below the guaranteed operation range to the reset state when the supply voltage falls, use the reset function of the low-voltage detector, or input a low level to the RESET pin.
  - 2. The CPU clock can be switched from the internal high-speed oscillation clock to the high-speed system clock or to the subsystem clock. To use the X1 clock, use the OSTC register to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
  - Cautions 1. Set the low-voltage detector by software after the reset status is released (see CHAPTER 24 LOW-VOLTAGE DETECTOR).
    - 2. A voltage oscillation stabilization time of 1.93 to 5.39 ms is required after the supply voltage reaches 1.59 V (TYP.). If the supply voltage rises from 1.59 V (TYP.) to 2.7 V (TYP.) within 1.93 ms, the power supply oscillation stabilization time of 0 to 5.39 ms is automatically generated before reset processing.
  - Remark VLVI: LVI detection voltage VPOC: POC detection voltage

# 23.4 Cautions for Power-on-Clear Circuit


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the POC detection voltage (VPOC), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.


<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

#### Figure 23-3. Example of Software Processing After Reset Release (1/2)

• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage






2. A flowchart is shown on the next page.



Checking reset source



# CHAPTER 24 LOW-VOLTAGE DETECTOR

# 24.1 Functions of Low-Voltage Detector

The low-voltage detector (LVI) has the following functions.

- The LVI circuit compares the supply voltage (V<sub>DD</sub>) with the detection voltage (V<sub>LVI</sub>) or the input voltage from an external input pin (EXLVI) with the detection voltage (V<sub>EXLVI</sub> = 1.21 V (TYP.): fixed), and generates an internal reset or internal interrupt signal.
- The supply voltage (VDD) or input voltage from an external input pin (EXLVI) can be selected by software.
- Reset or interrupt function can be selected by software.
- Detection levels (16 levels) of supply voltage can be changed by software.
- Operable in STOP mode.

The reset and interrupt signals are generated as follows depending on selection by software.

	on of Supply Voltage (V⊳⊳) EL = 0)		on of Input Voltage from EXLVI) (LVISEL = 1)
Selects reset (LVIMD = 1).	Selects interrupt (LVIMD = 0).	Selects reset (LVIMD = 1).	Selects interrupt (LVIMD = 0).
Generates an internal reset signal when $V_{DD} < V_{LVI}$ and releases the reset signal when $V_{DD} \ge V_{LVI}$ .	Generates an internal interrupt signal when $V_{DD}$ drops lower than $V_{LVI}$ ( $V_{DD} < V_{LVI}$ ) or when $V_{DD}$ becomes $V_{LVI}$ or higher ( $V_{DD} \ge V_{LVI}$ ).	Generates an internal reset signal when EXLVI < $V_{EXLVI}$ and releases the reset signal when EXLVI $\geq V_{EXLVI}$ .	Generates an internal interrupt signal when EXLVI drops lower than $V_{EXLVI}$ (EXLVI < $V_{EXLVI}$ ) or when EXLVI becomes $V_{EXLVI}$ or higher (EXLVI $\ge V_{EXLVI}$ ).


Remark LVISEL: Bit 2 of low-voltage detection register (LVIM) LVIMD: Bit 1 of LVIM

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of LVIM).

When the low-voltage detector is used to reset, bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of RESF, see **CHAPTER 22 RESET FUNCTION**.

# 24.2 Configuration of Low-Voltage Detector

The block diagram of the low-voltage detector is shown in Figure 24-1.



# Figure 24-1. Block Diagram of Low-Voltage Detector

# 24.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detection register (LVIM)
- Low-voltage detection level selection register (LVIS)
- Port mode register 12 (PM12)

#### (1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

<R> The generation of a reset signal other than an LVI reset clears this register to 00H.

# Figure 24-2. Format of Low-Voltage Detection Register (LVIM)

Address:	FFBEH	After reset: 00	H <sup>Note 1</sup> R/W <sup>N</sup>	lote 2				
Symbol	<7>	6	5	4	3	<2>	<1>	<0>
LVIM	LVION	0	0	0	0	LVISEL	LVIMD	LVIF

LVION <sup>Notes 3, 4</sup>	Enables low-voltage detection operation			
0	Disables operation			
1	Enables operation			

LVISEL <sup>Note 3</sup>	Voltage detection selection				
0	Detects level of supply voltage (VDD)				
1	Detects level of input voltage from external input pin (EXLVI)				

LVIMD <sup>Note 3</sup>	Low-voltage detection operation mode (interrupt/reset) selection					
0	<ul> <li>LVISEL = 0: Generates an internal interrupt signal when the supply voltage (VDD) drops lower than the detection voltage (VLVI) (VDD &lt; VLVI) or when VDD becomes VLVI or higher (VDD ≥ VLVI).</li> </ul>					
	<ul> <li>LVISEL = 1: Generates an interrupt signal when the input voltage from an external input pin (EXLVI) drops lower than the detection voltage (VEXLVI) (EXLVI &lt; VEXLVI) or when EXLVI becomes VEXLVI or higher (EXLVI ≥ VEXLVI).</li> </ul>					
1	<ul> <li>LVISEL = 0: Generates an internal reset signal when the supply voltage (V<sub>DD</sub>) &lt; detection voltage (V<sub>LVI</sub>) and releases the reset signal when V<sub>DD</sub> ≥ V<sub>LVI</sub>.</li> <li>LVISEL = 1: Generates an internal reset signal when the input voltage from an external input pin (EXLVI) &lt; detection voltage (V<sub>EXLVI</sub>) and releases the reset signal when EXLVI ≥ V<sub>EXLVI</sub>.</li> </ul>					

LVIF <sup>Note 4</sup>	Low-voltage detection flag
0	<ul> <li>LVISEL = 0: Supply voltage (V<sub>DD</sub>) ≥ detection voltage (V<sub>LVI</sub>), or when operation is disabled</li> </ul>
	<ul> <li>LVISEL = 1: Input voltage from external input pin (EXLVI) ≥ detection voltage (V<sub>EXLVI</sub>), or when operation is disabled</li> </ul>
1	• LVISEL = 0: Supply voltage (V <sub>DD</sub> ) < detection voltage (V <sub>LVI</sub> )
	• LVISEL = 1: Input voltage from external input pin (EXLVI) < detection voltage (VEXLVI)

<R>

<R>

**Notes 1.** This bit is cleared to 00H upon a reset other than an LVI reset.

- 2. Bit 0 is read-only.
- **3.** LVION, LVIMD, and LVISEL are cleared to 0 in the case of a reset other than an LVI reset. These are not cleared to 0 in the case of an LVI reset.
- 4. When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to wait for an operation stabilization time (10  $\mu$ s (MAX.)) from when LVION is set to 1 until operation is stabilized. After operation has stabilized, 200  $\mu$ s (MIN.) are required from when a state below LVI detection voltage has been entered, until LVIF is set (1).

Cautions 1. To stop LVI, follow either of the procedures below.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.
- 2. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.

<R>

3. After an LVI reset has been generated, do not write values to LVIS and LVIM when LVION = 1.

# Cautions 4. When using LVI as an interrupt, if LVION is cleared (0) in a state below the LVI detection voltage, an INTLVI signal is generated and LVIIF becomes 1.

# (2) Low-voltage detection level selection register (LVIS)

This register selects the low-voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

<R>> The generation of a reset signal other than an LVI reset clears this register to 00H.

# Figure 24-3. Format of Low-Voltage Detection Level Selection Register (LVIS)

Address: FFBFH After reset: 00H <sup>Note 1</sup> R/W								
Symbol	7	6	5	4	3	2	1	0
LVIS	0	0	0	0	LVIS3	LVIS2	LVIS1	LVIS0

LVIS3	LVIS2	LVIS1	LVIS0	Detection level
0	0	0	0	V <sub>LVI0</sub> (4.24 V ±0.1 V)
0	0	0	1	V <sub>LVI1</sub> (4.09 V ±0.1 V)
0	0	1	0	V <sub>LVI2</sub> (3.93 V ±0.1 V)
0	0	1	1	V <sub>LVI3</sub> (3.78 V ±0.1 V)
0	1	0	0	V <sub>LVI4</sub> (3.62 V ±0.1 V)
0	1	0	1	V <sub>LVI5</sub> (3.47 V ±0.1 V)
0	1	1	0	V <sub>LVI6</sub> (3.32 V ±0.1 V)
0	1	1	1	VLVI7 (3.16 V ±0.1 V)
1	0	0	0	V <sub>LVI8</sub> (3.01 V ±0.1 V)
1	0	0	1	V <sub>LVI9</sub> (2.85 V ±0.1 V)
1	0	1	0	V <sub>LVI10</sub> (2.70 V ±0.1 V)
1	0	1	1	V <sub>LVI11</sub> (2.55 V ±0.1 V)
1	1	0	0	V <sub>LVI12</sub> (2.39 V ±0.1 V)
1	1	0	1	VLVI13 (2.24 V ±0.1 V)
1	1	1	0	V <sub>LVI14</sub> (2.08 V ±0.1 V)
1	1	1	1	VLVI15 (1.93 V ±0.1 V)

<R>

<R>

<R>

<R>

**Notes 1.** The value of LVIS is not reset but retained as is, upon a reset by LVI. It is cleared to 00H upon other resets.

2. Do not set VLVI10 to VLVI15 for (A2) grade products.

Cautions 1. Be sure to clear bits 4 to 7 to "0".

- 2. Do not change the value of LVIS during LVI operation.
- 3. When an input voltage from the external input pin (EXLVI) is detected, the detection voltage (V<sub>EXLVI</sub> = 1.21 V (TYP.)) is fixed. Therefore, setting of LVIS is not necessary.
- 4. After an LVI reset has been generated, do not write values to LVIS and LVIM when LVION = 1.


# (3) Port mode register 12 (PM12)

When using the P120/EXLVI/INTP0 pin for external low-voltage detection potential input, set PM120 to 1. At this time, the output latch of P120 may be 0 or 1.

PM12 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM12 to FFH.

# Figure 24-4. Format of Port Mode Register 12 (PM12)



PM12n	P12n pin I/O mode selection (n = 0 to 4)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

# 24.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

# (1) Used as reset (LVIMD = 1)

- If LVISEL = 0, compares the supply voltage (VDD) and detection voltage (VLVI), generates an internal reset signal when VDD < VLVI, and releases internal reset when VDD ≥ VLVI.</li>
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage (VEXLVI = 1.21 V (TYP.)), generates an internal reset signal when EXLVI < VEXLVI, and releases internal reset when EXLVI ≥ VEXLVI.</li>

# (2) Used as interrupt (LVIMD = 0)

- If LVISEL = 0, compares the supply voltage (VDD) and detection voltage (VLVI). When VDD drops lower than VLVI (VDD < VLVI) or when VDD becomes VLVI or higher (VDD ≥ VLVI), generates an interrupt signal (INTLVI).</li>
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage (VEXLVI = 1.21 V (TYP.)). When EXLVI drops lower than VEXLVI (EXLVI < VEXLVI) or when EXLVI becomes VEXLVI or higher (EXLVI ≥ VEXLVI), generates an interrupt signal (INTLVI).</li>

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of LVIM).

Remark LVIMD: Bit 1 of low-voltage detection register (LVIM) LVISEL: Bit 2 of LVIM

# 24.4.1 When used as reset

# (1) When detecting level of supply voltage (VDD)

- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (V<sub>DD</sub>)) (default value).
  - <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
  - <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
  - <5> Use software to wait for an operation stabilization time (10  $\mu$ s (MAX.)).
  - <6> Wait until it is checked that (supply voltage ( $V_{DD}$ )  $\geq$  detection voltage ( $V_{LVI}$ )) by bit 0 (LVIF) of LVIM.
  - <7> Set bit 1 (LVIMD) of LVIM to 1 (generates reset when the level is detected).


Figure 24-5 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <7> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <4>.
  - If supply voltage (V<sub>DD</sub>) ≥ detection voltage (V<sub>LVI</sub>) when LVIMD is set to 1, an internal reset signal is not generated.
- When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.

Figure 24-5. Timing of Low-Voltage Detector Internal Reset Signal Generation (Detects Level of Supply Voltage (VDD)) (1/2)



# (1) In 1.59 V POC mode (option byte: POCMODE = 0)

**Notes 1.** The LVIMK flag is set to "1" by reset signal generation.

- 2. The LVIF flag may be set (1).
- 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 22 RESET FUNCTION.
- **Remark** <1> to <7> in Figure 24-5 above correspond to <1> to <7> in the description of "When starting operation" in **24.4.1 (1) When detecting level of supply voltage (V**<sub>DD</sub>).




Figure 24-5. Timing of Low-Voltage Detector Internal Reset Signal Generation (Detects Level of Supply Voltage (VDD)) (2/2)



**Notes 1.** The LVIMK flag is set to "1" by reset signal generation.

- 2. The LVIF flag may be set (1).
- 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 22 RESET FUNCTION.
- **Remark** <1> to <7> in Figure 24-5 above correspond to <1> to <7> in the description of "When starting operation" in **24.4.1 (1) When detecting level of supply voltage (V**<sub>DD</sub>).

# (2) When detecting level of input voltage from external input pin (EXLVI)

- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
  - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
  - <4> Use software to wait for an operation stabilization time (10  $\mu$ s (MAX.)<sup>Note</sup>).
  - <5> Wait until it is checked that (input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V (TYP.))) by bit 0 (LVIF) of LVIM.
  - <6> Set bit 1 (LVIMD) of LVIM to 1 (generates reset signal when the level is detected).

Figure 24-6 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <6> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
  - 2. If input voltage from external input pin (EXLVI) ≥ detection voltage (V<sub>EXLVI</sub> = 1.21 V (TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.
  - 3. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.
- When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.




Figure 24-6. Timing of Low-Voltage Detector Internal Reset Signal Generation (Detects Level of Input Voltage from External Input Pin (EXLVI))

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

- 2. The LVIF flag may be set (1).
- 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 22 RESET FUNCTION.
- **Remark** <1> to <6> in Figure 24-6 above correspond to <1> to <6> in the description of "When starting operation" in **24.4.1 (2) When detecting level of input voltage from external input pin (EXLVI)**.

# 24.4.2 When used as interrupt

# (1) When detecting level of supply voltage (VDD)


- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD)) (default value).
  - <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
  - <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
  - <5> Use software to wait for an operation stabilization time (10  $\mu$ s (MAX.)).
  - <6> Confirm that "supply voltage (V<sub>DD</sub>) ≥ detection voltage (V<sub>LVI</sub>)" when detecting the falling edge of V<sub>DD</sub>, or "supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub>)" when detecting the rising edge of V<sub>DD</sub>, at bit 0 (LVIF) of LVIM.
  - <7> Clear the interrupt request flag of LVI (LVIIF) to 0.
  - <8> Release the interrupt mask flag of LVI (LVIMK).
  - <9> Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
  - <10> Execute the El instruction (when vector interrupts are used).

Figure 24-7 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <9> above.

• When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.



# Figure 24-7. Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Supply Voltage (V<sub>DD</sub>)) (1/2)

(1) In 1.59 V POC mode (option byte: POCMODE = 0)


Notes 1. The LVIMK flag is set to "1" by reset signal generation.


2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).

**3.** If LVION is cleared (0) in a state below the LVI detection voltage, an INTLVI signal is generated and LVIIF becomes 1.

**Remark** <1> to <9> in Figure 23-7 above correspond to <1> to <9> in the description of "When starting operation" in **24.4.2 (1) When detecting level of supply voltage (V**<sub>DD</sub>).

<R>







Notes 1. The LVIMK flag is set to "1" by reset signal generation.

- 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
- **3.** If LVION is cleared (0) in a state below the LVI detection voltage, an INTLVI signal is generated and LVIIF becomes 1.
- **Remark** <1> to <9> in Figure 24-7 above correspond to <1> to <9> in the description of "When starting operation" in **24.4.2 (1) When detecting level of supply voltage (V**<sub>DD</sub>).

<R>


# (2) When detecting level of input voltage from external input pin (EXLVI)

- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
  - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
  - <4> Use software to wait for an operation stabilization time (10  $\mu$ s (MAX.)).
  - <5> Confirm that "input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V (TYP.))" when detecting the falling edge of EXLVI, or "input voltage from external input pin (EXLVI) < detection voltage (VEXLVI = 1.21 V (TYP.))" when detecting the rising edge of EXLVI, at bit 0 (LVIF) of LVIM.</p>
  - <6> Clear the interrupt request flag of LVI (LVIIF) to 0.
  - <7> Release the interrupt mask flag of LVI (LVIMK).
  - <8> Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
  - <9> Execute the El instruction (when vector interrupts are used).

Figure 24-8 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <8> above.

# Caution Input voltage from external input pin (EXLVI) must be EXLVI < VDD.

- When stopping operation Either of the following procedures must be executed.
  - When using 8-bit memory manipulation instruction: Write 00H to LVIM.
  - When using 1-bit memory manipulation instruction: Clear LVION to 0.





Notes 1. The LVIMK flag is set to "1" by reset signal generation.

- 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
- **3.** If LVION is cleared (0) in a state below the LVI detection voltage, an INTLVI signal is generated and LVIIF becomes 1.
- **Remark** <1> to <8> in Figure 24-8 above correspond to <1> to <8> in the description of "When starting operation" in 24.4.2 (2) When detecting level of input voltage from external input pin (EXLVI).



# 24.5 Cautions for Low-Voltage Detector

In a system where the supply voltage ( $V_{DD}$ ) fluctuates for a certain period in the vicinity of the LVI detection voltage ( $V_{LVI}$ ), the operation is as follows depending on how the low-voltage detector is used.

#### (1) When used as reset

The system may be repeatedly reset and released from the reset status.

In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (1) below.

#### (2) When used as interrupt

Interrupt requests may be frequently generated. Take (b) of action (2) below.

<Action>

# (1) When used as reset

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports (see **Figure 24-9**).


# (2) When used as interrupt

- (a) Confirm that "supply voltage (V<sub>DD</sub>) ≥ detection voltage (V<sub>LVI</sub>)" when detecting the falling edge of V<sub>DD</sub>, or "supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub>)" when detecting the rising edge of V<sub>DD</sub>, in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 0 (LVIIF) of interrupt request flag register 0L (IF0L) to 0.
- (b) In a system where the supply voltage fluctuation period is long in the vicinity of the LVI detection voltage, wait for the supply voltage fluctuation period, confirm that "supply voltage (V<sub>DD</sub>) ≥ detection voltage (V<sub>LVI</sub>)" when detecting the falling edge of V<sub>DD</sub>, or "supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub>)" when detecting the rising edge of V<sub>DD</sub>, using the LVIF flag, and clear the LVIIF flag to 0.
- **Remark** If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.
  - Supply voltage (V<sub>DD</sub>)  $\rightarrow$  Input voltage from external input pin (EXLVI)
  - Detection voltage (VLVI)  $\rightarrow$  Detection voltage (VEXLVI = 1.21 V<sup>Note</sup>)



### Figure 24-9. Example of Software Processing After Reset Release (1/2)

• If supply voltage fluctuation is 50 ms or less in vicinity of LVI detection voltage




**Note** A flowchart is shown on the next page.

### <R>

# Figure 24-9. Example of Software Processing After Reset Release (2/2)

Checking reset source



# **CHAPTER 25 OPTION BYTE**

### 25.1 Functions of Option Bytes

The flash memory at 0080H to 0084H of the 78K0/KD2 is an option byte area. When power is turned on or when the device is restarted from the reset status, the device automatically references the option bytes and sets specified functions. When using the product, be sure to set the following functions by using the option bytes.

When the boot swap operation is used during self-programming, 0080H to 0084H are switched to 1080H to 1084H. Therefore, set values that are the same as those of 0080H to 0084H to 1080H to 1084H in advance.

# Caution Be sure to set 00H to 0082H and 0083H (0082H/1082H and 0083H/1083H when the boot swap function is used).

#### (1) 0080H/1080H

- O Internal low-speed oscillator operation
  - Can be stopped by software
  - Cannot be stopped
- O Watchdog timer interval time setting
- O Watchdog timer counter operation
  - Enabled counter operation
  - Disabled counter operation
- O Watchdog timer window open period setting

Caution Set a value that is the same as that of 0080H to 1080H because 0080H and 1080H are switched during the boot swap operation.

#### (2) 0081H/1081H

- O Selecting POC mode
  - During 2.7 V/1.59 V POC mode operation (POCMODE = 1)

The device is in the reset state upon power application and until the supply voltage reaches 2.7 V (TYP.). It is released from the reset state when the voltage exceeds 2.7 V (TYP.). After that, POC is not detected at 2.7 V but is detected at 1.59 V (TYP.).

With standard and (A) grade products, if the supply voltage rises to 1.8 V after power application at a rate slower than 0.5 V/ms (MIN.), use of the 2.7 V/1.59 V POC mode is recommended.

• During 1.59 V POC mode operation (POCMODE = 0)

The device is in the reset state upon power application and until the supply voltage reaches 1.59 V (TYP.). It is released from the reset state when the voltage exceeds 1.59 V (TYP.). After that, POC is detected at 1.59 V (TYP.), in the same manner as on power application.

Caution POCMODE can only be written by using a dedicated flash memory programmer. It cannot be set during self-programming or boot swap operation during self-programming (at this time, 1.59 V POC mode (default) is set). However, because the value of 1081H is copied to 0081H during the boot swap operation, it is recommended to set a value that is the same as that of 0081H to 1081H when the boot swap function is used.

<R>

### (3) 0084H/1084H

- O On-chip debug operation control
  - Disabling on-chip debug operation
  - Enabling on-chip debug operation and erasing data of the flash memory in case authentication of the onchip debug security ID fails
  - Enabling on-chip debug operation and not erasing data of the flash memory even in case authentication of the on-chip debug security ID fails
  - Cautions 1. Be sure to set 00H (disabling on-chip debug operation) to 0084H for products not equipped with the on-chip debug function (*μ*PD78F0521, 78F0522, 78F0523, 78F0524, 78F0525, 78F0526, and 78F0527). Also set 00H to 1084H because 0084H and 1084H are switched during the boot operation.
    - 2. To use the on-chip debug function with a product equipped with the on-chip debug function ( $\mu$ PD78F0527D), set 02H or 03H to 0084H. Set a value that is the same as that of 0084H to 1084H because 0084H and 1084H are switched during the boot operation.

# 25.2 Format of Option Byte

1

1

100%

The format of the option byte is shown below.

Figure 25-1. Format of Option Byte (1/2)	Figure 25-1.	Format of (	Option B	vte (1/2)
--	--------------	-------------	----------	-----------

Address: 0080H/1080H<sup>Note</sup>

7	6	5	4	3	2	1	0	
0	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	LSROSC	
WINDOW1	WINDOW0		Watchdog timer window open period					
0	0	25%						
0	1	50%						
1	0	75%						

WDTON	Operation control of watchdog timer counter/illegal access detection
0	Counter operation disabled (counting stopped after reset), illegal access detection operation disabled
1	Counter operation enabled (counting started after reset), illegal access detection operation enabled

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time
0	0	0	2 <sup>10</sup> /f <sub>RL</sub> (3.88 ms)
0	0	1	2 <sup>11</sup> /f <sub>RL</sub> (7.76 ms)
0	1	0	2 <sup>12</sup> /f <sub>RL</sub> (15.52 ms)
0	1	1	2 <sup>¹3</sup> /f <sub>RL</sub> (31.03 ms)
1	0	0	2 <sup>14</sup> /f <sub>RL</sub> (62.06 ms)
1	0	1	2 <sup>15</sup> /f <sub>RL</sub> (124.12 ms)
1	1	0	2 <sup>16</sup> /f <sub>RL</sub> (248.24 ms)
1	1	1	2 <sup>17</sup> /f <sub>RL</sub> (496.48 ms)

LSROSC	Internal low-speed oscillator operation
0	Can be stopped by software (stopped when 1 is written to bit 1 (LSRSTOP) of RCM register)
1	Cannot be stopped (not stopped even if 1 is written to LSRSTOP bit)

- **Note** Set a value that is the same as that of 0080H to 1080H because 0080H and 1080H are switched during the boot swap operation.
- Cautions 1. The combination of WDCS2 = WDCS1 = WDCS0 = 0 and WINDOW1 = WINDOW0 = 0 is prohibited.
  - 2. The watchdog timer continues its operation during self-programming and EEPROM emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.
  - If LSROSC = 0 (oscillation can be stopped by software), the count clock is not supplied to the watchdog timer in the HALT and STOP modes, regardless of the setting of bit 1 (LSRSTOP) of the internal oscillation mode register (RCM).
     When 8-bit timer H1 operates with the internal low-speed oscillation clock, the count clock is

When 8-bit timer H1 operates with the internal low-speed oscillation clock, the count clock is supplied to 8-bit timer H1 even in the HALT/STOP mode.

- 4. Be sure to clear bit 7 to 0.
- Remarks 1. fr.: Internal low-speed oscillation clock frequency
  - **2.** (): f<sub>RL</sub> = 264 kHz (MAX.)

# Figure 25-1. Format of Option Byte (2/2)

Address: 0081H/1081H<sup>Notes 1, 2</sup>

7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	POCMODE		
POCMODE		POC mode selection							

POCMODE	POC mode selection			
0	.59 V POC mode (default)			
1	2.7 V/1.59 V POC mode			

- **Notes 1.** POCMODE can only be written by using a dedicated flash memory programmer. It cannot be set during self-programming or boot swap operation during self-programming (at this time, 1.59 V POC mode (default) is set). However, because the value of 1081H is copied to 0081H during the boot swap operation, it is recommended to set a value that is the same as that of 0081H to 1081H when the boot swap function is used.
  - 2. To change the setting for the POC mode, set the value to 0081H again after batch erasure (chip erasure) of the flash memory. The setting cannot be changed after the memory of the specified block is erased.

#### Caution Be sure to clear bits 7 to 1 to "0".

Address: 0082H/1082H, 0083H/1083H<sup>Note</sup>

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

**Note** Be sure to set 00H to 0082H and 0083H, as these addresses are reserved areas. Also set 00H to 1082H and 1083H because 0082H and 0083H are switched with 1082H and 1083H when the boot swap operation is used.

Address: 0084H/1084H<sup>Notes1, 2</sup>

7	6	5	4	3	2	1	0
0	0	0	0	0	0	OCDEN1	OCDEN0

OCDEN1	OCDEN0	On-chip debug operation control
0	0	Operation disabled
0	1	Setting prohibited
1	0	Operation enabled. Does not erase data of the flash memory in case authentication of the on-chip debug security ID fails.
1	1	Operation enabled. Erases data of the flash memory in case authentication of the on-chip debug security ID fails.

- Notes 1. Be sure to set 00H (on-chip debug operation disabled) to 0084H for products not equipped with the on-chip debug function (μPD78F0521, 78F0522, 78F0523, 78F0524, 78F0525, 78F0526, and 78F0527). Also set 00H to 1084H because 0084H and 1084H are switched during the boot swap operation.
  - **2.** To use the on-chip debug function with a product equipped with the on-chip debug function ( $\mu$ PD78F0527D), set 02H or 03H to 0084H. Set a value that is the same as that of 0084H to 1084H because 0084H and 1084H are switched during the boot swap operation.
- Remark For the on-chip debug security ID, see CHAPTER 27 ON-CHIP DEBUG FUNCTION (μPD78F0527D ONLY).

Here is an example of description of the software for setting the option bytes.

Г

OPT	CSEG	AT 0080H	
OPTION:	DB	30H	; Enables watchdog timer operation (illegal access detection operation),
			; Window open period of watchdog timer: 50%,
			; Overflow time of watchdog timer: 2 <sup>10</sup> /f <sub>RL</sub> ,
			; Internal low-speed oscillator can be stopped by software.
	DB	00H	; 1.59 V POC mode
	DB	00H	; Reserved area
	DB	00H	; Reserved area
	DB	00H	; On-chip debug operation disabled

**Remark** Referencing of the option byte is performed during reset processing. For the reset processing timing, see **CHAPTER 22 RESET FUNCTION**.

٦

# **CHAPTER 26 FLASH MEMORY**

The 78K0/KD2 incorporates the flash memory to which a program can be written, erased, and overwritten while mounted on the board.

### 26.1 Internal Memory Size Switching Register

The internal memory capacity can be selected using the internal memory size switching register (IMS). IMS is set by an 8-bit memory manipulation instruction. Reset signal generation sets IMS to CFH.

### Caution Be sure to set each product to the values shown in Table 26-1 after a reset release.

### Figure 26-1. Format of Internal Memory Size Switching Register (IMS)

	7	6	5	4	3	2	1	0	
	RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0	
-									
	RAM2	RAM1	RAM0	I	nternal high-sp	beed RAM cap	pacity selectio	n	
	0 0 0 768 bytes								
	1	1	0	1024 bytes					
	С	ther than abo	ve	Setting prohibited					
-			r	1					
	ROM3	ROM2	ROM1	ROM0	Internal ROM capacity selection			on	
	0	1	0	0	16 KB				
	0	1	1	0	24 KB				
	1	0	0	0	32 KB				
	1	1	0	0 48 KB					
	1	1	1	1	60 KB				
		Other th	an above		Setting prohi	ibited			

Address: FFF0H After reset: CFH R/W

Symbol IMS

Caution To set the memory size, set IMS and then IXS. Set the memory size so that the internal ROM and internal expansion RAM areas do not overlap.

Flash Memory Versions (78K0/KD2)	IMS Setting
μPD78F0521	04H
μPD78F0522	С6Н
μPD78F0523	С8Н
μPD78F0524	ССН
μPD78F0525	CFH
μPD78F0526	CCH <sup>Note 2</sup>
μPD78F0527, 78F0527D <sup>Note 1</sup>	CCH <sup>Note 2</sup>

Table 26-1. Internal Memory Size Switching Register Settings

- **Notes 1.** The internal ROM and internal high-speed RAM capacities of the products with the on-chip debug function can be debugged according to the debug target products. Set IMS according to the debug target products.
  - 2. The μPD78F0526, μPD78F0527, and 78F0527D have internal ROMs of 96 KB and 128 KB, respectively. However, the set values for the IMS of these devices is the same as those for the 48 KB product because memory banks are used. For how to set the memory banks, see Figure 4-2 Format of Memory Bank Select Register (BANK).

### 26.2 Internal Expansion RAM Size Switching Register

The internal expansion RAM capacity can be selected using the internal expansion RAM size switching register (IXS).

IXS is set by an 8-bit memory manipulation instruction.

Reset signal generation sets IXS to 0CH.

### Caution Be sure to set each product to the values shown in Table 26-2 after a reset release.

### Figure 26-2. Format of Internal Expansion RAM Size Switching Register (IXS)

Address: FFF4H After reset: 0CH R/W Symbol 5 4 3 2 0 7 6 1 0 0 IXRAM4 IXRAM2 IXRAM1 IXS 0 **IXRAM3** IXRAM0

IXRAM4	IXRAM3	IXRAM2	IXRAM1	IXRAM0	Internal expansion RAM capacity selection
0	1	1	0	0	0 byte
0	1	0	1	0	1024 bytes
0	1	0	0	0	2048 bytes
0	0	1	0	0	4096 bytes
0	0	0	0	0	6144 bytes
	Other than above				Setting prohibited

# Caution To set memory size, set IMS and then IXS. Set memory size so that the internal ROM area and internal expansion RAM area do not overlap.

Table 26-2.	Internal Expansion	RAM Size Switching Regist	er Settings
-------------	--------------------	---------------------------	-------------

Flash Memory Versions (78K0/KD2)	IXS Setting
μPD78F0521	0CH
μPD78F0522	
μPD78F0523	
μPD78F0524	0AH
μPD78F0525	08H
μPD78F0526	04H
μPD78F0527, 78F0527D <sup>Note</sup>	00H

**Note** The internal expansion RAM capacity of the products with the on-chip debug function can be debugged according to the debug target products. Set IXS according to the debug target products.

# 26.3 Writing with Flash Memory Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

### (1) On-board programming

The contents of the flash memory can be rewritten after the 78K0/KD2 has been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

# (2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the 78K0/KD2 is mounted on the target system.

**Remark** The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

### Table 26-3. Wiring Between 78K0/KD2 and Dedicated Flash Memory Programmer


Pin Configuration of			With CSI1	With CSI10		With UART6	
Dedica	ated Flash M	emory Programmer					
Signal Name	I/O	Pin Function	Pin Name	Pin No.	Pin Name	Pin No.	
SI/RxD	Input	Receive signal	SO10/P12	35	TxD6/P13	34	
SO/TxD	Output	Transmit signal	SI10/RxD0/P11	36	RxD6/P14	33	
SCK	Output	Transfer clock	SCK10/TxD0/P10	37	-	-	
CLK	Output	Clock to 78K0/KD2	_Note 1	-	Note 2	Note 2	
/RESET	Output	Reset signal	RESET	5	RESET	5	
FLMD0	Output	Mode signal	FLMD0	8	FLMD0	8	
Vdd	I/O	VDD voltage generation/	VDD	13	Vdd	13	
		power monitoring	AVREF	38	AVREF	38	
GND	-	Ground	Vss	12	Vss	12	
			AVss	39	AVss	39	

**Notes 1.** Only the internal high-speed oscillation clock (fRH) can be used when CSI10 is used.

- 2. Only the X1 clock (fx) or external main system clock (fEXCLK) can be used when UART6 is used. When using the clock output of the dedicated flash memory programmer, pin connection varies depending on the type of the dedicated flash memory programmer used.
  - PG-FP4, FL-PR4: Connect CLK of the programmer to EXCLK/X2/P122 (pin 9).
  - PG-FPL3, FP-LITE3: Connect CLK of the programmer to X1/P121 (pin 10), and connect its inverted signal to X2/EXCLK/P122 (pin 9).

Examples of the recommended connection when using the adapter for flash memory writing are shown below.









Figure 26-4. Example of Wiring Adapter for Flash Memory Writing in UART (UART6) Mode

**Note** The above figure illustrates an example of wiring when using the clock output from the PG-FP4 or FL-PR4. When using the clock output from the PG-FPL3 or FP-LITE3, connect CLK to X1/P121 (pin 10), and connect its inverted signal to X2/EXCLK/P122 (pin 9).

# 26.4 Programming Environment

The environment required for writing a program to the flash memory of the 78K0/KD2 is illustrated below.

### Figure 26-5. Environment for Writing Program to Flash Memory



A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the 78K0/KD2, CSI10 or UART6 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

# 26.5 Communication Mode

Communication between the dedicated flash memory programmer and the 78K0/KD2 is established by serial communication via CSI10 or UART6 of the 78K0/KD2.

### (1) CSI10


Transfer rate: 2.4 kHz to 2.5 MHz



### Figure 26-6. Communication with Dedicated Flash Memory Programmer (CSI10)


# (2) UART6

Transfer rate: 115200 bps



#### Figure 26-7. Communication with Dedicated Flash Memory Programmer (UART6)

**Note** The above figure illustrates an example of wiring when using the clock output from the PG-FP4 or FL-PR4. When using the clock output from the PG-FPL3 or FP-LITE3, connect CLK to X1/P121, and connect its inverted signal to X2/EXCLK/P122.



The dedicated flash memory programmer generates the following signals for the 78K0/KD2. For details, refer to the user's manual for the PG-FP4, FL-PR4, PG-FPL3, or FP-LITE3.

Dedicated Flash Memory Programmer			78K0/KD2	Conn	ection
Signal Name	I/O	Pin Function Pin Name		CSI10	UART6
FLMD0	Output	Mode signal	FLMD0	0	0
VDD	I/O	VDD voltage generation/power monitoring	VDD, AVREF	O	O
GND	_	Ground	Vss, AVss	O	O
CLK	Output	Clock output to 78K0/KD2	Note 1	× <sup>Note 2</sup>	O <sup>Note 1</sup>
/RESET	Output	Reset signal	RESET	O	O
SI/RxD	Input	Receive signal	SO10/TxD6	O	O
SO/TxD	Output	Transmit signal	SI10/RxD6	O	O
SCK	Output	Transfer clock	SCK10	0	×

#### Table 26-4. Pin Connection

**Notes 1.** Only the X1 clock (fx) or external main system clock (fEXCLK) can be used when UART6 is used. When using the clock output of the dedicated flash memory programmer, pin connection varies depending on the type of the dedicated flash memory programmer used.

- PG-FP4, FL-PR4: Connect CLK of the programmer to EXCLK/X2/P122.
- PG-FPL3, FP-LITE3: Connect CLK of the programmer to X1/P121, and connect its inverted signal to X2/EXCLK/P122.
- 2. Only the internal high-speed oscillation clock (fRH) can be used when CSI10 is used.
- **Remark**  $\bigcirc$ : Be sure to connect the pin.
  - O: The pin does not have to be connected if the signal is generated on the target board.
  - $\times$ : The pin does not have to be connected.

### 26.6 Handling of Pins on Board

To write the flash memory on-board, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

### 26.6.1 FLMD0 pin

In the normal operation mode, 0 V is input to the FLMD0 pin. In the flash memory programming mode, the VDD write voltage is supplied to the FLMD0 pin. An FLMD0 pin connection example is shown below.




Figure 26-8. FLMD0 Pin Connection Example

#### 26.6.2 Serial interface pins

The pins used by each serial interface are listed below.


Table 26-5.	Pins Used by	y Each Serial	Interface
-------------	--------------	---------------	-----------

Serial Interface	Pins Used
CSI10	SO10, SI10, SCK10
UART6	TxD6, RxD6

To connect the dedicated flash memory programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

# (1) Signal collision

If the dedicated flash memory programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.





### Figure 26-9. Signal Collision (Input Pin of Serial Interface)

In the flash memory programming mode, the signal output by the device collides with the signal sent from the dedicated flash memory programmer. Therefore, isolate the signal of the other device.


### (2) Malfunction of other device

If the dedicated flash memory programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, isolate the connection with the other device.





If the signal output by the 78K0/KD2 in the flash memory programming mode affects the other device, isolate the signal of the other device.




If the signal output by the dedicated flash memory programmer in the flash memory programming mode affects the other device, isolate the signal of the other device.

### 26.6.3 RESET pin

If the reset signal of the dedicated flash memory programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the dedicated flash memory programmer.





In the flash memory programming mode, the signal output by the reset signal generator collides with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of the reset signal generator.

### 26.6.4 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to VDD or Vss via a resistor.

### 26.6.5 REGC pin

Connect the REGC pin to GND via a capacitor (0.47 to 1  $\mu$ F: recommended) in the same manner as during normal operation.

### 26.6.6 Other signal pins

Connect X1 and X2 in the same status as in the normal operation mode when using the on-board clock.

To input the operating clock from the dedicated flash memory programmer, however, connect as follows.

- PG-FP4, FL-PR4: Connect CLK of the programmer to EXCLK/X2/P122.
- PG-FPL3, FP-LITE3: Connect CLK of the programmer and X1/P121, and connect its inverted signal to X2/EXCLK/P122.

### Cautions 1. Only the internal high-speed oscillation clock (fRH) can be used when CSI10 is used.

2. Only the X1 clock (fx) or external main system clock (fexclk) can be used when UART6 is used.

- Cautions 3. For products without an on-chip debug function and with the flash memory of 48 KB or more (μPD78F0524, 78F0525, 78F0526, 78F0527), and having a product rank of "I", "K", or "E", and for the product with an on-chip debug function (μPD78F0527D), connect P31/INTP2/OCD1A<sup>Note</sup> and P121/X1/OCD0A<sup>Note</sup> as follows when writing the flash memory with a flash memory programmer.
  - P31/INTP2/OCD1A<sup>Note</sup>: Connect to Vss via a resistor (10 kΩ: recommended).
  - P121/X1/OCD0A<sup>Note</sup>: When using this pin as a port, connect it to Vss via a resistor (10 kΩ: recommended) (in the input mode) or leave it open (in the output mode).

The above connection is not necessary when writing the flash memory by means of self programming.

**Note** OCD0A and OCD1A are provided to the  $\mu$  PD78F0527D only.

**Remark** For the product ranks, consult an NEC Electronics sales representative.

#### 26.6.7 Power supply

To use the supply voltage output of the flash memory programmer, connect the V<sub>DD</sub> pin to V<sub>DD</sub> of the flash memory programmer, and the V<sub>SS</sub> pin to GND of the flash programmer.

However, be sure to connect the V<sub>DD</sub> and V<sub>SS</sub> pins to V<sub>DD</sub> and GND of the flash memory programmer to use the power monitor function with the flash memory programmer, even when using the on-board supply voltage.

Supply the same other power supplies (AVREF, and AVss) as those in the normal operation mode.

# 26.7 Programming Method

# 26.7.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.





Figure 26-12. Flash Memory Manipulation Procedure

### 26.7.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash memory programmer, set the 78K0/KD2 in the flash memory programming mode. To set the mode, set the FLMD0 pin to V<sub>DD</sub> and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.





FLMD0	Operation Mode	
0	Normal operation mode	
Vdd	Flash memory programming mode	

### 26.7.3 Selecting communication mode

In the 78K0/KD2, a communication mode is selected by inputting pulses to the FLMD0 pin after the dedicated flash memory programming mode is entered. These FLMD0 pulses are generated by the flash memory programmer.

The following table shows the relationship between the number of pulses and communication modes.

Communication		Standard Setting <sup>Note 1</sup>			Pins Used	Peripheral	Number of
Mode	Port	Speed	Frequency	Multiply Rate		Clock	FLMD0 Pulses
UART	UART-Ext-Osc	115200 bps <sup>Note 3</sup>	2 to 20	1.0	TxD6, RxD6	fx	0
(UART6)	UART-Ext-FP4CK		MHz <sup>Note 2</sup>			fexclk	3
3-wire serial I/O (CSI10)	CSI-Internal-OSC	2.4 kHz to 2.5 MHz	_		SO10, SI10, SCK10	fвн	8

### Table 26-7. Communication Modes

Notes 1. Selection items for Standard settings on GUI of the flash memory programmer.

- 2. The possible setting range differs depending on the voltage. For details, refer to the chapter of electrical specifications.
- **3.** Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

# Caution When UART6 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash memory programmer after the FLMD0 pulse has been received.

Remark fx: X1 clock


fexclk: External main system clock

free Internal high-speed oscillation clock

### 26.7.4 Communication commands

The 78K0/KD2 communicates with the dedicated flash memory programmer by using commands. The signals sent from the flash memory programmer to the 78K0/KD2 are called commands, and the signals sent from the 78K0/KD2 to the dedicated flash memory programmer are called response.

### Figure 26-14. Communication Commands



The flash memory control commands of the 78K0/KD2 are listed in the table below. All these commands are issued from the programmer and the 78K0/KD2 perform processing corresponding to the respective commands.

Classification	Command Name	Function
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.
Erase	Chip Erase	Erases the entire flash memory.
	Block Erase	Erases a specified area in the flash memory.
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased.
Write	Programming	Writes data to a specified area in the flash memory.
Getting information	Status	Gets the current operating status (status data).
	Silicon Signature	Gets 78K0/Kx2 information (such as the part number and flash memory configuration).
	Version Get	Gets the 78K0/Kx2 version and firmware version.
	Checksum	Gets the checksum data for a specified area.
Security	Security Set	Sets security information.
Others	Reset	Used to detect synchronization status of communication.
	Oscillating Frequency Set	Specifies an oscillation frequency.

Table 26-8. Flash Memory Control Commands

The 78K0/KD2 return a response for the command issued by the dedicated flash memory programmer. The response names sent from the 78K0/KD2 are listed below.

### Table 26-9. Response Names

Response Name	Function	
ACK	Acknowledges command/data.	
NAK	Acknowledges illegal command/data.	

### 26.8 Security Settings

The 78K0/KD2 supports a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the security set command. The security setting is valid when the programming mode is set next.

• Disabling batch erase (chip erase)

Execution of the block erase and batch erase (chip erase) commands for entire blocks in the flash memory is prohibited by this setting during on-board/off-board programming. Once execution of the batch erase (chip erase) command is prohibited, all of the prohibition settings (including prohibition of batch erase (chip erase)) can no longer be cancelled.

Caution After the security setting for the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written, because the erase command is disabled.

• Disabling block erase

Execution of the block erase command for a specific block in the flash memory is prohibited during on-board/offboard programming. However, blocks can be erased by means of self programming.

• Disabling write

Execution of the write and block erase commands for entire blocks in the flash memory is prohibited during onboard/off-board programming. However, blocks can be written by means of self programming.

• Disabling rewriting boot cluster 0

Execution of the batch erase (chip erase) command, block erase command, and write command on boot cluster 0 (0000H to 0FFFH) in the flash memory is prohibited by this setting.

# Caution If a security setting that rewrites boot cluster 0 has been applied, boot cluster 0 of that device will not be rewritten.

The batch erase (chip erase), block erase, write commands, and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by on-board/off-board programming and self programming. Each security setting can be used in combination.

Prohibition of erasing blocks and writing is cleared by executing the batch erase (chip erase) command.

Table 26-10 shows the relationship between the erase and write commands when the 78K0/KD2 security function is enabled.

·

### Table 26-10. Relationship Between Enabling Security Function and Command

# (1) During on-board/off-board programming

Valid Security	Executed Command			
	Batch Erase (Chip Erase)	Erase) Block Erase Write		
Prohibition of batch erase (chip erase)	Cannot be erased in batch	n Blocks cannot be Can be performe		
Prohibition of block erase	Can be erased in batch.	erased.	Can be performed.	
Prohibition of writing			Cannot be performed.	
Prohibition of rewriting boot cluster 0	Cannot be erased in batch	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.	

**Note** Confirm that no data has been written to the write area. Because data cannot be erased after batch erase (chip erase) is prohibited, do not write data if the data has not been erased.

### (2) During self programming

Valid Security	Executed Command		
	Block Erase Write		
Prohibition of batch erase (chip erase)	Blocks can be erased.	Can be performed.	
Prohibition of block erase			
Prohibition of writing			
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.	

Table 26-11 shows how to perform security settings in each programming mode.

# Table 26-11. Setting Security in Each Programming Mode

# (1) On-board/off-board programming

Security	Security Setting	How to Disable Security Setting
Prohibition of batch erase (chip erase)	Set via GUI of dedicated flash memory	Cannot be disabled after set.
Prohibition of block erase	programmer, etc.	Execute batch erase (chip erase)
Prohibition of writing		command
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

# (2) Self programming

Security	Security Setting	How to Disable Security Setting
Prohibition of batch erase (chip erase)	Set by using information library.	Cannot be disabled after set.
Prohibition of block erase		Execute batch erase (chip erase)
Prohibition of writing		command during on-board/off-board programming (cannot be disabled during self programming)
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

# 26.9 Processing Time for Each Command When PG-FP4 Is Used (Reference)

The following table shows the processing time for each command (reference) when the PG-FP4 is used as a dedicated flash memory programmer.

# Table 26-12. Processing Time for Each Command When PG-FP4 Is Used (Reference) (1/2)

### (1) µPD78F0527, 78F0527D (internal ROM capacity: 128 KB)

Command of PG-FP4	Port: CSI-Internal-OSC (Internal high-speed	Port: UART-Ext-FP4CK (External main system clock (fexclk)), Speed: 115,200 bps		
	oscillation clock (fвн)), Speed: 2.5 MHz	Frequency: 2.0 MHz	Frequency: 20 MHz	
Signature	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)	
Blankcheck	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	
Erase	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	
Program	9.5 s (TYP.)	18 s (TYP.)	18 s (TYP.)	
Verify	4.5 s (TYP.)	13.5 s (TYP.)	13.5 s (TYP.)	
E.P.V	11 s (TYP.)	19.5 s (TYP.)	19.5 s (TYP.)	
Checksum	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	
Security	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)	

# (2) $\mu$ PD78F0525 (internal ROM capacity: 60 KB)

Command of PG-FP4	Port: CSI-Internal-OSC (Internal high-speed	Port: UART-Ext-FP4CK (External main system clock (f <sub>EXCLK</sub> )), Speed: 115,200 bps		
-	oscillation clock (fRH)),	Speed: 11	5,200 bps	
	Speed: 2.5 MHz	Frequency: 2.0 MHz	Frequency: 20 MHz	
Signature	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)	
Blankcheck	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	
Erase	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	
Program	5 s (TYP.)	9 s (TYP.)	9 s (TYP.)	
Verify	2 s (TYP.)	6.5 s (TYP.)	6.5 s (TYP.)	
E.P.V	6 s (TYP.)	10.5 s (TYP.)	10.5 s (TYP.)	
Checksum	0.5 s (TYP.)	1 s (TYP.)	1 s (TYP.)	
Security	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)	

<R>

Caution When executing boot swapping, do not use the E.P.V. command with the dedicated flash memory programmer.

# Table 26-12. Processing Time for Each Command When PG-FP4 Is Used (Reference) (2/2)

Command of PG-FP4			
	oscillation clock (fян)), Speed: 2.5 MHz	Frequency: 2.0 MHz	Frequency: 20 MHz
Signature	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)
Blankcheck	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)
Erase	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)
Program	2.5 s (TYP.)	5 s (TYP.)	5 s (TYP.)
Verify	1.5 s (TYP.)	4 s (TYP.)	3.5 s (TYP.)
E.P.V	3.5 s (TYP.)	6 s (TYP.)	6 s (TYP.)
Checksum	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)
Security	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)

# (3) $\mu$ PD78F0523 (internal ROM capacity: 32 KB)


<P>Caution When executing boot swapping, do not use the E.P.V. command with the dedicated flash memory programmer.

### 26.10 Flash Memory Programming by Self-Programming

The 78K0/KD2 supports a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the self-programming library, it can be used to upgrade the program in the field.


If an interrupt occurs during self-programming, self-programming can be temporarily stopped and interrupt servicing can be executed. To execute interrupt servicing, restore the normal operation mode after self-programming has been stopped, and execute the EI instruction. After the self-programming mode is later restored, self-programming can be resumed.


- **Remark** For details of the self-programming function and the self-programming library, refer to **78K0/Kx2 Flash** Memory Self Programming User's Manual (U17516E).
- Cautions 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.
  - 2. Input a high level to the FLMD0 pin during self-programming.
  - Be sure to execute the DI instruction before starting self-programming. The self-programming function checks the interrupt request flags (IF0L, IF0H, IF1L, and IF1H). If an interrupt request is generated, self-programming is stopped.
  - 4. Self-programming is also stopped by an interrupt request that is not masked even in the DI status. To prevent this, mask the interrupt by using the interrupt mask flag registers (MK0L, MK0H, MK1L, and MK1H).
  - 5. Allocate the entry program for self-programming in the common area of 0000H to 7FFFH.



### Figure 26-15. Operation Mode and Memory Map for Self-Programming (µPD78F0527)

The following figure illustrates a flow of rewriting the flash memory by using a self programming library.





**Remark** For details of the self programming library, refer to 78K0/Kx2 Flash Memory Self Programming User's Manual (U17516E).

The following table shows the processing time and interrupt response time for the self programming library.

# Table 26-13. Processing Time for Self Programming Library (1/3)

# (1) When internal high-speed oscillation clock is used and entry RAM is located outside short direct addressing range

Library Name			Processing	g Time (μs)	
		Normal Model of C Compiler		Static Model of C Compiler/Assembler	
		Min.	Max.	Min.	Max.
Self programming start I	ibrary	4.25			
Initialize library			977	7.75	
Mode check library		753	.875	753	.125
Block blank check librar	y	1277	0.875	1276	5.875
Block erase library		36909.5	356318	36904.5	356296.25
Word write library		1214 (1214.375)	2409 (2409.375)	1207 (1207.375)	2402 (2402.375)
Block verify library		2561	8.875	2561	3.875
Self programming end li	brary	4.2		25	
Get information library	Option value: 03H	871.25 (	871.375)	866 (866.125)	
	Option value: 04H	863.375	5 (863.5)	858.125 (858.25)	
	Option value: 05H	1024.75 (1043.625)		1037.5 (1	038.375)
Set information library		105524.75 790809.375 105523.75 790808		790808.375	
EEPROM write library		1496.5	2691.5	1489.5	2684.5
		(1496.875)	(2691.875)	(1489.875)	(2684.875)

# (2) When internal high-speed oscillation clock is used and entry RAM is located in short direct addressing range

Library Name			Processing Time (µs)			
		Normal Model of C Compiler		Static Model of C Compiler/Assembler		
		Min.	Max.	Min.	Max.	
Self programming start I	ibrary	4.25				
Initialize library			44	13.5		
Mode check library		219	.625	218	.875	
Block blank check librar	у	1223	6.625	1223	1.625	
Block erase library		36363.25	355771.75	36358.25	355750	
Word write library		679.75	1874.75	672.75	1867.75	
		(680.125)	(1875.125)	(673.125)	(1868.125)	
Block verify library		25072.625		2506	7.625	
Self programming end li	brary		4	.25		
Get information library	Option value: 03H	337 (3	37.125)	331.75 (	331.875)	
	Option value: 04H	329.125 (239.25)		323.875 (324)		
	Option value: 05H	502.25 (503.125)		497 (49	97.875)	
Set information library		104978.5	541143.125	104977.5 541142.125		
EEPROM write library		962.25	2157.25	955.25	2150.25	
		(962.625)	(2157.625)	(955.625)	(2150.625)	

# **Remarks 1.** Values in parentheses indicate values when a write start address structure is located other than in the internal high-speed RAM.

- The above processing times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).
- 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)

### <R>

### Table 26-13. Processing Time for Self Programming Library (2/3)

# (3) When high-speed system clock (X1 oscillation or external clock input) is used and entry RAM is located outside short direct addressing range

Library Name			Processing	g Time (µs)		
		Normal Model	Normal Model of C Compiler		Static Model of C Compiler/Assembler	
		Min.	Max.	Min.	Max.	
Self programming start I	ibrary	rary 34/fcpu				
Initialize library			49/fcpu +	485.8125		
Mode check library		<b>35/f</b> сри -	+ 374.75	<b>29/f</b> сри -	+ 374.75	
Block blank check librar	у	174/fcpu +	6382.0625	<b>134/f</b> сри +	6382.0625	
Block erase library		174/fcpu +	174/fcpu +	134/fcpu +	134/fcpu +	
		31093.875	298948.125	31093.875	298948.125	
Word write library		318 (321)/fcpu +	318 (321)/fcpu +	262 (265)/fcpu +	262 (265)/fcpu +	
		644.125	1491.625	644.125	1491.625	
Block verify library		174/fcpu + 13448.5625		134/fcpu + 1	13448.5625	
Self programming end li	brary	34/f		fcpu		
Get information library	Option value: 03H	171 (172 )/fci	⊳u <b>+ 432.4375</b>	129 (130)/fcr	vu + 432.4375	
	Option value: 04H	<b>181 (182)/f</b> c	ри <b>+ 427.875</b>	139 (140)/fcpu + 427.875		
	Option value: 05H	404 (411)/fcpu + 496.125		<b>362 (369)/f</b> c	ри <b>+ 496.125</b>	
Set information library		75/fcpu +	75/fcpu + 652400	67fсри +	67fсри + 652400	
		79157.6875 79157.6875				
EEPROM write library		318 (321)/fcpu +	318 (321)/fcpu +	262 (265)/fcpu +	262 (265)/fcpu +	
		799.875	1647.375	799.875	1647.375	

**Remarks 1.** Values in parentheses indicate values when a write start address structure is located other than in the internal high-speed RAM.

- The above processing times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).
- **3.** fcpu: CPU operation clock frequency
- 4. RSTS: Bit 7 of the internal oscillation mode register (RCM)

### <R>

# Table 26-13. Processing Time for Self Programming Library (3/3)

# (4) When high-speed system clock (X1 oscillation or external clock input) is used and entry RAM is located in short direct addressing range

Library Name			Processing	η Time (μs)	
		Normal Model of C Compiler		Static Model of C Compiler/Assembler	
		Min.	Max.	Min.	Max.
Self programming start	ibrary	34/fcpu			
Initialize library			49/fcpu +	224.6875	
Mode check library		<b>35/f</b> сри +	113.625	<b>29/f</b> сри +	113.625
Block blank check library	/	174/fcpu +	6120.9375	<b>134/f</b> сри +	6120.9375
Block erase library		174/fcpu +	174/fсри +	134/fcpu +	134/fcpu +
		30820.75	298675	30820.75	298675
Word write library		318 (321)/fсри +	318 (321)/fcpu +	262 (265)/fcpu +	262 (265)/fcpu +
		383	1230.5	383	1230.5
Block verify library		174/fcpu + 13175.4375		<b>134/f</b> сри + <sup>-</sup>	13175.4375
Self programming end lil	brary	34/1		fсрu	
Get information library	Option value: 03H	171 (172)/fcp	u + 171.3125	129 (130)/fcpu + 171.3125	
	Option value: 04H	181 (182)/fo	сри <b>+ 166.75</b>	139 (140)/fo	CPU + 166.75
	Option value: 05H	404 (411)/fcpu + 231.875		<b>362 (369)/f</b> c	ри + 231.875
Set information library		75/fcpu +	75/fcpu +	67fcpu +	67fcpu +
		78884.5625 527566.875 78884.5625 52756		527566.875	
EEPROM write library		318 (321)/fсри +	318 (321)/fcpu +	262 (265)/fcpu +	262 (265)/fcpu +
		538.75	1386.25	538.75	1386.25

**Remarks 1.** Values in parentheses indicate values when a write start address structure is located other than in the internal high-speed RAM.

- The above processing times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).
- 3. fcpu: CPU operation clock frequency
- 4. RSTS: Bit 7 of the internal oscillation mode register (RCM)

### Table 26-14. Interrupt Response Time for Self Programming Library (1/2)

# (1) When internal high-speed oscillation clock is used

<R>

Library Name	Interrupt Response Time (µs (Max.))				
	Normal Mode	Normal Model of C Compiler		Static Model of C Compiler/Assembler	
	Entry RAM location	Entry RAM location	Entry RAM location	Entry RAM location	
	is outside short	is in short direct	is outside short	is in short direct	
	direct addressing	addressing range	direct addressing	addressing range	
	range		range		
Block blank check library	933.6	668.6	927.9	662.9	
Block erase library	1026.6	763.6	1020.9	757.9	
Word write library	2505.8	1942.8	2497.8	1934.8	
Block verify library	958.6	693.6	952.9	687.9	
Set information library	476.5	211.5	475.5	210.5	
EEPROM write library	2760.8	2168.8	2759.5	2167.5	

**Remarks 1.** The above interrupt response times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).

2. RSTS: Bit 7 of the internal oscillation mode register (RCM)

### (2) When high-speed system clock is used (normal model of C compiler)

Library Name	Interrupt Response Time (µs (Max.))			
	RSTOP = 0, RSTS = 1		RSTOP = 1	
	Entry RAM location is outside short direct addressing range	Entry RAM location is in short direct addressing range	Entry RAM location is outside short direct addressing range	Entry RAM location is in short direct addressing range
Block blank check library	179/fсри + 507	179/fcpu + 407	179/fсри + 1650	179/fcpu + 714
Block erase library	179/fcpu + 559	179/fcpu + 460	179/fcpu + 1702	179/fcpu + 767
Word write library	333/fcpu + 1589	333/fcpu + 1298	333/fcpu + 2732	333/fcpu + 1605
Block verify library	179/fcpu + 518	179/fcpu + 418	179/fcpu + 1661	179/fcpu + 725
Set information library	80/fcpu + 370	80/fcpu + 165	80/fcpu + 1513	80/fcpu + 472
EEPROM write libraryNote	29/fcpu + 1759	29/fcpu + 1468	29/fcpu + 1759	29/fcpu + 1468
	333/fcpu + 834	333/fcpu + 512	333/fcpu + 2061	333/fcpu + 873

- **Note** The longer value of the EEPROM write library interrupt response time becomes the Max. value, depending on the value of fcPu.
- Remarks 1. fCPU: CPU operation clock frequency
  - 2. RSTOP: Bit 0 of the internal oscillation mode register (RCM)
  - 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)

572

# Table 26-14. Interrupt Response Time for Self Programming Library (2/2)

Library Name	Interrupt Response Time ( $\mu$ s (Max.))			
	RSTOP = 0, RSTS = 1		RSTOP = 1	
	Entry RAM location is outside short direct addressing range	Entry RAM location is in short direct addressing range	Entry RAM location is outside short direct addressing range	Entry RAM location is in short direct addressing range
Block blank check library	136/fсри + 507	136/fcpu + 407	136/fcpu + 1650	136/fcpu + 714
Block erase library	136/fcpu + 559	136/fcpu + 460	136/fcpu + 1702	136/fcpu + 767
Word write library	272/fcpu + 1589	272/fcpu + 1298	272/fcpu + 2732	272/fcpu + 1605
Block verify library	136/fcpu + 518	136/fcpu + 418	136/fcpu + 1661	136/fcpu + 725
Set information library	72/fcpu + 370	72/fcpu + 165	72/fcpu + 1513	72/fcpu + 472
EEPROM write library <sup>Note</sup>	19/fcpu + 1759	19/fcpu + 1468	19/fcpu + 1759	19/fсри + 1468
	268/fcpu + 834	268/fcpu + 512	268/fcpu + 2061	268/fcpu + 873

# (3) When high-speed system clock is used (static model of C compiler/assembler)

**Note** The longer value of the EEPROM write library interrupt response time becomes the Max. value, depending on the value of fcpu.

### Remarks 1. fCPU: CPU operation clock frequency

- 2. RSTOP: Bit 0 of the internal oscillation mode register (RCM)
- 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)

<R>

### 26.10.1 Boot swap function

If rewriting the boot area has failed during self-programming due to a power failure or some other cause, the data in the boot area may be lost and the program may not be restarted by resetting.

The boot swap function is used to avoid this problem.

Before erasing boot cluster 0<sup>Note</sup>, which is a boot program area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the 78K0/KD2, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0.

As a result, even if a power failure occurs while the boot programming area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

If the program has been correctly written to boot cluster 0, restore the original boot area by using the set information function of the firmware of the 78K0/KD2.


Note A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.


Boot cluster 0 (0000H to 0FFFH): Original boot program area Boot cluster 1 (1000H to 1FFFH): Area subject to boot swap function

# <R> Caution When executing boot swapping, do not use the E.P.V command with the dedicated flash memory programmer.












### Figure 26-18. Example of Executing Boot Swapping





# CHAPTER 27 ON-CHIP DEBUG FUNCTION (µPD78F0527D ONLY)

### <R> 27.1 Connecting QB-78K0MINI or QB-MINI2 to µPD78F0513D

The  $\mu$ PD78F0527D uses the V<sub>DD</sub>, FLMD0, RESET, OCD0A/X1 (or OCD1A/P31), OCD0B/X2 (or OCD1B/P32), and Vss pins to communicate with the host machine via an on-chip debug emulator (QB-78K0MINI or QB-MINI2). Whether OCD0A/X1 and OCD1A/P31, or OCD0B/X2 and OCD1B/P32 are used can be selected.

Caution The  $\mu$ PD78F0527D has an on-chip debug function. Do not use this product for mass production because its reliability cannot be guaranteed after the on-chip debug function has been used, given the issue of the number of times the flash memory can be rewritten. NEC Electronics does not accept complaints concerning this product.






- Notes 1. This connection is designed assuming that the reset signal is output from the N-ch open-drain buffer (output resistance: 100 Ω or less). For details, refer to QB-78K0MINI User's Manual (U17029E) or QB-MINI2 User's Manual (U18371E).
  - 2. Make pull-down resistor 470  $\Omega$  or more (10 k $\Omega$ : recommended).
  - Characters without parentheses represent the QB-78K0MINI name, and those within parenthesis the QB-MINI2 name.

Cautions 1. Input the clock from the OCD0A/X1 pin during on-chip debugging.


 Control the OCD0A/X1 and OCD0B/X2 pins by externally pulling down the OCD1A/P31 pin or by using an external circuit using the P130 pin (that outputs a low level when the device is reset).



# Figure 27-2. Connection Example of QB-78K0MINI and $\mu$ PD78F0527D (When OCD1A/P31 and OCD1B/P32 Are Used)

- Notes 1. This connection is designed assuming that the reset signal is output from the N-ch open-drain buffer (output resistance: 100 Ω or less). For details, refer to QB-78K0MINI User's Manual (U17029E) or QB-MINI2 User's Manual (U18371E).
  - 2. This is the processing of the pin when OCD1B/P32 is set as the input port (to prevent the pin from being left opened when not connected to QB-78K0MINI or QB-MINI2).
  - **3.** Make pull-down resistor 470  $\Omega$  or more (10 k $\Omega$ : recommended).
  - 4. Characters without parentheses represent the QB-78K0MINI name, and those within parenthesis the QB-MINI2 name.

Connect the FLMD0 pin as follows when performing self programming by means of on-chip debugging.



#### Figure 27-3. Connection of FLMD0 Pin for Self Programming by Means of On-Chip Debugging

#### <R> 27.2 Reserved Area Used by QB-78K0MINI and QB-MINI2

QB-78K0MINI and QB-MINI2 use the reserved areas shown in Figure 27-4 below to implement communication with the  $\mu$ PD78F0527D, or each debug function. The shaded reserved areas are used for the respective debug functions to be used, and the other areas are always used for debugging. These reserved areas can be secured by using user programs and compiler options.

When using a boot swap operation during self programming, set the same value to boot cluster 1 beforehand.

For details on reserved area, refer to QB-78K0MINI User's Manual (U17029E) or QB-MINI2 User's Manual (U18371E).




Figure 27-4. Reserved Area Used by QB-78K0MINI and QB-MINI2

**Remark** Shaded reserved areas: Area used for the respective debug functions to be used Other reserved areas: Areas always used for debugging

# **CHAPTER 28 INSTRUCTION SET**

This chapter lists each instruction set of the 78K0/KD2 in table form. For details of each operation and operation code, refer to the separate document **78K/0 Series Instructions User's Manual (U12326E)**.

#### 28.1 Conventions Used in Operation List

#### 28.1.1 Operand identifiers and specification methods

Operands are written in the "Operand" column of each instruction in accordance with the specification method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more methods, select one of them. Uppercase letters and the symbols #, !, \$ and [] are keywords and must be written as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to write the #, !, \$, and [] symbols.

For operand register identifiers r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for specification.

Identifier	Specification Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol <sup>Note 1</sup>
sfrp	Special function register symbol (16-bit manipulatable register even addresses only)Note 1
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even address only)
addr16	0000H to FFFFH Immediate data or labels
	(Only even addresses for 16-bit data transfer instructions)
addr11	0800H to 0FFFH Immediate data or labels
addr5	0040H to 007FH Immediate data <sup>Note 2</sup> or labels (even address only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Table 28-1. Operand Identifiers and Specification Methods	Table 28-1.	Operand	Identifiers	and S	pecification	Methods
---	-------------	---------	-------------	-------	--------------	---------

Notes 1. Addresses from FFD0H to FFDFH cannot be accessed with these operands.

2. This immediate data is bits 1 to 5 of an operation code.

Remark For special function register symbols, see Table 3-6 Special Function Register List.

#### 28.1.2 Description of operation column

- A: A register; 8-bit accumulator
- X: X register
- B: B register
- C: C register
- D: D register
- E: E register
- H: H register
- L: L register
- AX: AX register pair; 16-bit accumulator
- BC: BC register pair
- DE: DE register pair
- HL: HL register pair
- PC: Program counter
- SP: Stack pointer
- PSW: Program status word
- CY: Carry flag
- AC: Auxiliary carry flag
- Z: Zero flag
- RBS: Register bank select flag
- IE: Interrupt request enable flag
- (): Memory contents indicated by address or register contents in parentheses
- $X_{H},\,X_{L}:\;\;$  Higher 8 bits and lower 8 bits of 16-bit register
- A: Logical product (AND)
- v: Logical sum (OR)
- +: Exclusive logical sum (exclusive OR)
- ----: Inverted data
- addr16: 16-bit immediate data or label
- jdisp8: Signed 8-bit data (displacement value)

### 28.1.3 Description of flag operation column

(Blank): Not affected

- 0: Cleared to 0
- 1: Set to 1
- ×: Set/cleared according to the result
- R: Previously saved value is restored

# 28.2 Operation List

Instruction	Maamania	Operanda	Dutoo	С	locks	Operation		Fla	ag
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	A	ССҮ
8-bit data	MOV	r, #byte	2	4	-	r ← byte			
transfer		saddr, #byte	3	6	7	$(saddr) \leftarrow byte$			
		sfr, #byte	3	-	7	$sfr \leftarrow byte$			
		A, r	1	2	-	$A \leftarrow r$			
		r, A Note 3	1	2		$r \leftarrow A$			
		A, saddr	2	4	5	$A \leftarrow (saddr)$			
		saddr, A	2	4	5	$(saddr) \leftarrow A$			
		A, sfr	2	-	5	$A \leftarrow sfr$			
		sfr, A	2	-	5	$sfr \leftarrow A$			
		A, !addr16	3	8	9	$A \leftarrow (addr16)$			
		!addr16, A	3	8	9	$(addr16) \leftarrow A$			
		PSW, #byte	3	-	7	$PSW \leftarrow byte$	×	×	< ×
		A, PSW	2	-	5	$A \gets PSW$			
		PSW, A	2	-	5	$PSW \gets A$	×	×	<
		A, [DE]	1	4	5	$A \leftarrow (DE)$			
		[DE], A	1	4	5	$(DE) \leftarrow A$			
		A, [HL]	1	4	5	$A \leftarrow (HL)$			
		[HL], A	1	4	5	$(HL) \leftarrow A$			
		A, [HL + byte]	2	8	9	$A \leftarrow (HL + byte)$			
		[HL + byte], A	2	8	9	$(HL + byte) \leftarrow A$			
		A, [HL + B]	1	6	7	$A \leftarrow (HL + B)$			
		[HL + B], A	1	6	7	$(HL + B) \leftarrow A$			
		A, [HL + C]	1	6	7	$A \gets (HL + C)$			
		[HL + C], A	1	6	7	$(HL + C) \leftarrow A$			
	хсн	A, r Note 3	1	2	-	$A \leftrightarrow r$			
		A, saddr	2	4	6	$A \leftrightarrow (saddr)$			
		A, sfr	2	-	6	$A \leftrightarrow (sfr)$			
		A, !addr16	3	8	10	$A \leftrightarrow (addr16)$			
		A, [DE]	1	4	6	$A \leftrightarrow (DE)$			
		A, [HL]	1	4	6	$A \leftrightarrow (HL)$			
		A, [HL + byte]	2	8	10	$A \leftrightarrow (HL + byte)$			
		A, [HL + B]	2	8	10	$A \leftrightarrow (HL + B)$			
		A, [HL + C]	2	8	10	$A \leftrightarrow (HL + C)$			

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

- 3. Except "r = A"
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
  - 2. This clock cycle applies to the internal ROM program.

Instruction	Maamania	Onerende	Dutoo		locks	Operation		Flag	g
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
16-bit data	MOVW	rp, #word	3	6	-	$rp \leftarrow word$			
transfer		saddrp, #word	4	8	10	$(saddrp) \leftarrow word$			
		sfrp, #word	4	-	10	$sfrp \leftarrow word$			
		AX, saddrp	2	6	8	$AX \leftarrow (saddrp)$			
		saddrp, AX	2	6	8	$(saddrp) \leftarrow AX$			
		AX, sfrp	2	-	8	$AX \gets sfrp$			
		sfrp, AX	2	-	8	$sfrp \leftarrow AX$			
		AX, rp Note 3	1	4	_	$AX \gets rp$			
		rp, AX Note 3	1	4	-	$rp \leftarrow AX$			
		AX, !addr16	3	10	12	$AX \leftarrow (addr16)$			
		!addr16, AX	3	10	12	$(addr16) \leftarrow AX$			
	XCHW	AX, rp Note 3	1	4	-	$AX \leftrightarrow rp$			
8-bit	ADD	A, #byte	2	4		A, CY $\leftarrow$ A + byte	×	×	×
operation		saddr, #byte	3	6	8	(saddr), CY $\leftarrow$ (saddr) + byte	×	×	×
		A, r	2	4	-	A, CY $\leftarrow$ A + r	×	×	×
		r, A	2	4	-	$r,CY \gets r + A$	×	×	×
		A, saddr	2	4	5	A, CY $\leftarrow$ A + (saddr)	×	×	×
		A, !addr16	3	8	9	A, CY $\leftarrow$ A + (addr16)	×	×	×
		A, [HL]	1	4	5	A, CY $\leftarrow$ A + (HL)	×	×	×
		A, [HL + byte]	2	8	9	A, CY $\leftarrow$ A + (HL + byte)	×	×	×
		A, [HL + B]	2	8	9	A, CY $\leftarrow$ A + (HL + B)	×	×	×
		A, [HL + C]	2	8	9	$A,CY \leftarrow A + (HL + C)$	×	×	×
	ADDC	A, #byte	2	4	-	A, CY $\leftarrow$ A + byte + CY	×	×	×
		saddr, #byte	3	6	8	(saddr), CY $\leftarrow$ (saddr) + byte + CY	×	×	×
		A, r	2	4	-	$A,CY \gets A + r + CY$	×	×	×
		r, A	2	4	-	$r,CY \gets r + A + CY$	×	×	×
		A, saddr	2	4	5	A, CY $\leftarrow$ A + (saddr) + CY	×	×	×
		A, !addr16	3	8	9	A, CY $\leftarrow$ A + (addr16) + C	×	×	×
		A, [HL]	1	4	5	$A,CY \gets A + (HL) + CY$	×	×	×
		A, [HL + byte]	2	8	9	A, CY $\leftarrow$ A + (HL + byte) + CY	×	х	×
		A, [HL + B]	2	8	9	$A,CY \gets A + (HL + B) + CY$	×	×	×
		A, [HL + C]	2	8	9	$A,CY \gets A + (HL + C) + CY$	×	×	×

2. When an area except the internal high-speed RAM area is accessed

- **3.** Only when rp = BC, DE or HL
- **4.** Except "r = A"
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
  - 2. This clock cycle applies to the internal ROM program.

Instruction	Masaasia	Onevrende	Dutes	С	locks	Operation	Flag
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z AC CY
8-bit	SUB	A, #byte	2	4	-	A, CY $\leftarrow$ A – byte	$\times$ $\times$ $\times$
operation		saddr, #byte	3	6	8	(saddr), CY $\leftarrow$ (saddr) – byte	$\times$ $\times$ $\times$
		A, r	<sup>3</sup> 2	4	-	A, CY $\leftarrow$ A – r	× × ×
		r, A	2	4	_	$r, CY \leftarrow r - A$	$\times$ $\times$ $\times$
		A, saddr	2	4	5	A, CY $\leftarrow$ A – (saddr)	$\times$ $\times$ $\times$
		A, !addr16	3	8	9	A, CY $\leftarrow$ A – (addr16)	$\times$ $\times$ $\times$
		A, [HL]	1	4	5	A, CY $\leftarrow$ A – (HL)	$\times$ $\times$ $\times$
		A, [HL + byte]	2	8	9	A, CY $\leftarrow$ A – (HL + byte)	$\times$ $\times$ $\times$
		A, [HL + B]	2	8	9	$A,CY \leftarrow A - (HL + B)$	$\times$ $\times$ $\times$
		A, [HL + C]	2	8	9	$A,CY \gets A - (HL + C)$	$\times$ $\times$ $\times$
	SUBC	A, #byte	2	4	-	A, CY $\leftarrow$ A – byte – CY	$\times$ $\times$ $\times$
		saddr, #byte	3	6	8	(saddr), CY $\leftarrow$ (saddr) – byte – CY	× × ×
		A, r	3 2	4	_	$A,CY \leftarrow A - r - CY$	$\times$ $\times$ $\times$
		r, A	2	4	_	$r,CY \gets r-A-CY$	$\times$ $\times$ $\times$
		A, saddr	2	4	5	A, CY $\leftarrow$ A – (saddr) – CY	$\times$ $\times$ $\times$
		A, laddr16	3	8	9	A, CY $\leftarrow$ A – (addr16) – CY	$\times$ $\times$ $\times$
		A, [HL]	1	4	5	$A,CY \leftarrow A - (HL) - CY$	$\times$ $\times$ $\times$
		A, [HL + byte]	2	8	9	A, CY $\leftarrow$ A – (HL + byte) – CY	$\times$ $\times$ $\times$
		A, [HL + B]	2	8	9	$A,CY \gets A - (HL + B) - CY$	$\times$ $\times$ $\times$
		A, [HL + C]	2	8	9	$A,CY \leftarrow A - (HL + C) - CY$	$\times$ $\times$ $\times$
	AND	A, #byte	2	4	-	$A \leftarrow A \land byte$	×
		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) \land byte$	×
		A, r	³ 2	4	-	$A \leftarrow A \wedge r$	×
		r, A	2	4	-	$r \leftarrow r \land A$	×
		A, saddr	2	4	5	$A \leftarrow A \land (saddr)$	×
		A, !addr16	3	8	9	$A \leftarrow A \land (addr16)$	×
		A, [HL]	1	4	5	$A \leftarrow A \land (HL)$	×
		A, [HL + byte]	2	8	9	$A \leftarrow A \land (HL + byte)$	×
		A, [HL + B]	2	8	9	$A \leftarrow A \land (HL + B)$	×
		A, [HL + C]	2	8	9	$A \leftarrow A \land (HL + C)$	×

2. When an area except the internal high-speed RAM area is accessed

- 3. Except "r = A"
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

Instruction	Maamania	Onerende	Dutoo	С	locks	Onevration		Fla	g
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CCY
8-bit	OR	A, #byte	2	4	-	$A \leftarrow A \lor byte$	×		
operation		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) \lor byte$	×		
		A, r	2	4	-	$A \leftarrow A \lor r$	×		
		r, A	2	4	I	$r \leftarrow r \lor A$	×		
		A, saddr	2	4	5	$A \leftarrow A \lor (saddr)$	×		
		A, !addr16	3	8	9	$A \leftarrow A \lor (addr16)$	×		
		A, [HL]	1	4	5	$A \leftarrow A \lor (HL)$	×		
		A, [HL + byte]	2	8	9	$A \leftarrow A \lor (HL + byte)$	×		
		A, [HL + B]	2	8	9	$A \leftarrow A \lor (HL + B)$	×		
		A, [HL + C]	2	8	9	$A \gets A \lor (HL + C)$	×		
	XOR	A, #byte	2	4	_	$A \leftarrow A + byte$	×		
		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) + byte$	×		
	A, r	2	4	I	$A \leftarrow A \nleftrightarrow r$	×			
		r, A	2	4	-	$r \leftarrow r \nleftrightarrow A$	×		
		A, saddr	2	4	5	$A \leftarrow A \nleftrightarrow$ (saddr)	×		
		A, !addr16	3	8	9	$A \leftarrow A \leftrightarrow$ (addr16)	×		
		A, [HL]	1	4	5	$A \leftarrow A \nleftrightarrow (HL)$	×		
		A, [HL + byte]	2	8	9	$A \leftarrow A \nleftrightarrow (HL + byte)$	×		
		A, [HL + B]	2	8	9	$A \leftarrow A \nleftrightarrow (HL + B)$	×		
		A, [HL + C]	2	8	9	$A \leftarrow A \nleftrightarrow (HL + C)$	×		
	СМР	A, #byte	2	4	I	A – byte	×	×	×
		saddr, #byte	3	6	8	(saddr) – byte	×	×	×
		A, r	2	4	I	A – r	×	×	×
		r, A	2	4	1	r – A	×	×	×
		A, saddr	2	4	5	A – (saddr)	×	×	×
		A, !addr16	3	8	9	A – (addr16)	×	×	×
		A, [HL]	1	4	5	A – (HL)	×	×	×
		A, [HL + byte]	2	8	9	A – (HL + byte)	×	×	×
		A, [HL + B]	2	8	9	A – (HL + B)	×	×	×
		A, [HL + C]	2	8	9	A – (HL + C)	×	×	×

2. When an area except the internal high-speed RAM area is accessed

3. Except "r = A"

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

Instruction		O a surrenda	Datas	С	locks	Quanting		Flag
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC C
16-bit	ADDW	AX, #word	3	6	-	AX, CY $\leftarrow$ AX + word	×	× >
operation	SUBW	AX, #word	3	6	_	AX, CY $\leftarrow$ AX – word	×	× >
	CMPW	AX, #word	3	6	-	AX – word	×	× >
Multiply/	MULU	х	2	16		$AX \gets A \times X$		
divide	DIVUW	С	2	25	_	AX (Quotient), C (Remainder) $\leftarrow$ AX $\div$ C		
Increment/	INC	r	1 2 - r←r+1		$\times$	×		
decrement		saddr	2	4	6	$(saddr) \leftarrow (saddr) + 1$	$\times$	×
	DEC	r	1	2	_	r ← r − 1	×	×
		saddr	2	4	6	$(saddr) \leftarrow (saddr) - 1$	×	×
	INCW	rp	1	4	-	$rp \leftarrow rp + 1$		
	DECW	rp	1	4	_	$rp \leftarrow rp - 1$		
Rotate	ROR	A, 1	1	2	-	(CY, $A_7 \leftarrow A_0$ , $A_{m-1} \leftarrow A_m$ ) × 1 time		>
	ROL	A, 1	1	2	I	$(CY, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1 \text{ time}$		>
	RORC	A, 1	1	2	_	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$ time		>
	ROLC	A, 1	1	2	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$ time		>
	ROR4	[HL]	2	10	12	$A_{3-0} \leftarrow (HL)_{3-0}$ , $(HL)_{7-4} \leftarrow A_{3-0}$ , $(HL)_{3-0} \leftarrow (HL)_{7-4}$		
	ROL4	[HL]	2	10	12	$A_{3-0} \leftarrow (HL)_{7-4}, (HL)_{3-0} \leftarrow A_{3-0}, \\ (HL)_{7-4} \leftarrow (HL)_{3-0}$		
BCD	ADJBA		2	4	_	Decimal Adjust Accumulator after Addition	×	× >
adjustment	ADJBS		2	4	_	Decimal Adjust Accumulator after Subtract	×	× >
Bit	MOV1	CY, saddr.bit	3	6	7	$CY \leftarrow (saddr.bit)$		>
manipulate		CY, sfr.bit	3	-	7	$CY \leftarrow sfr.bit$		>
		CY, A.bit	2	4	-	$CY \leftarrow A.bit$		>
		CY, PSW.bit	3	-	7	$CY \leftarrow PSW.bit$		>
		CY, [HL].bit	2	6	7	$CY \leftarrow (HL).bit$		>
		saddr.bit, CY	3	6	8	$(saddr.bit) \leftarrow CY$		
		sfr.bit, CY	3	-	8	$sfr.bit \leftarrow CY$		
		A.bit, CY	2	4	Ι	A.bit $\leftarrow$ CY		
		PSW.bit, CY	3	_	8	$PSW.bit \leftarrow CY$	×	×
		[HL].bit, CY	2	6	8	(HL).bit ← CY		

2. When an area except the internal high-speed RAM area is accessed

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

Instruction	Maamania	Onorondo	Bytes	С	locks	Operation	Flag
Group	Mnemonic	Operands	bytes	Note 1	Note 2	Operation	Z AC CY
Bit	AND1	CY, saddr.bit	3	6	7	$CY \gets CY \land (saddr.bit)$	×
manipulate		CY, sfr.bit	3	-	7	$CY \gets CY \land sfr.bit$	×
		CY, A.bit	2	4	-	$CY \gets CY \land A.bit$	×
		CY, PSW.bit	3	_	7	$CY \leftarrow CY \land PSW.bit$	×
		CY, [HL].bit	2	6	7	$CY \gets CY \land (HL).bit$	×
	OR1	CY, saddr.bit	3	6	7	$CY \gets CY \lor (saddr.bit)$	×
		CY, sfr.bit	3	_	7	$CY \gets CY \lor sfr.bit$	×
		CY, A.bit	2	4	I	$CY \gets CY \lor A.bit$	×
		CY, PSW.bit	3	-	7	$CY \leftarrow CY \lor PSW.bit$	×
		CY, [HL].bit	2	6	7	$CY \gets CY \lor (HL).bit$	×
	XOR1	CY, saddr.bit	3	6	7	$CY \gets CY \nleftrightarrow (saddr.bit)$	×
		CY, sfr.bit	3	-	7	$CY \leftarrow CY \leftrightarrow sfr.bit$	×
		CY, A.bit	2	4	I	$CY \leftarrow CY \neq A.bit$	×
		CY, PSW. bit	3	_	7	$CY \leftarrow CY \nleftrightarrow PSW.bit$	×
		CY, [HL].bit	2	6	7	$CY \leftarrow CY \nleftrightarrow (HL).bit$	×
	SET1	saddr.bit	2	4	6	$(saddr.bit) \leftarrow 1$	
		sfr.bit	3	_	8	sfr.bit $\leftarrow$ 1	
		A.bit	2	4	1	A.bit ← 1	
		PSW.bit	2	-	6	PSW.bit ← 1	× × ×
		[HL].bit	2	6	8	(HL).bit $\leftarrow$ 1	
	CLR1	saddr.bit	2	4	6	$(saddr.bit) \leftarrow 0$	
		sfr.bit	3	-	8	sfr.bit $\leftarrow$ 0	
		A.bit	2	4	-	A.bit $\leftarrow 0$	
		PSW.bit	2	_	6	PSW.bit ← 0	× × ×
		[HL].bit	2	6	8	(HL).bit $\leftarrow$ 0	
	SET1	CY	1	2	-	$CY \leftarrow 1$	1
	CLR1	CY	1	2	-	$CY \leftarrow 0$	0
	NOT1	CY	1	2	-	$CY \leftarrow \overline{CY}$	×

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access2. When an area except the internal high-speed RAM area is accessed

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
  - 2. This clock cycle applies to the internal ROM program.

Instruction	Magazza	Onerende	Dutas	С	locks	Or cretion	F	Flag	J
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Ζ	AC	CY
Call/return	CALL	!addr16	3	7	-	$(SP - 1) \leftarrow (PC + 3)_{H}, (SP - 2) \leftarrow (PC + 3)_{L},$ $PC \leftarrow addr16, SP \leftarrow SP - 2$			
	CALLF	!addr11	2	5	-	$\begin{split} (SP-1) \leftarrow (PC+2)_{H}, (SP-2) \leftarrow (PC+2)_{L}, \\ PC_{15-11} \leftarrow 00001, PC_{10-0} \leftarrow addr11, \\ SP \leftarrow SP-2 \end{split}$			
	CALLT	[addr5]	1	6	_	$(SP - 1) \leftarrow (PC + 1)_{H}, (SP - 2) \leftarrow (PC + 1)_{L},$ $PC_{H} \leftarrow (addr5 + 1),$ $PC_{L} \leftarrow (addr5), SP \leftarrow SP - 2$			
	BRK		1	6	_	$\begin{split} (SP-1) \leftarrow PSW,  (SP-2) \leftarrow (PC+1) \text{H}, \\ (SP-3) \leftarrow (PC+1) \text{L},  PC \text{H} \leftarrow (003FH), \\ PC \text{L} \leftarrow (003EH),  SP \leftarrow SP-3,  IE \leftarrow 0 \end{split}$			
	<b>RET</b> 16 $ PC_H \leftarrow (SP + 1), PC_L \leftarrow (SP),$ $SP \leftarrow SP + 2$								
RETI			1	6	-	$\begin{array}{l} PC_{H} \leftarrow (SP+1),  PC_{L} \leftarrow (SP), \\ PSW \leftarrow (SP+2),  SP \leftarrow SP+3 \end{array}$	R	R	R
	RETB		$\begin{array}{ c c c c c }\hline 1 & 6 & - & PC_{H} \leftarrow (SP+1), PC_{L} \leftarrow (SP), \\ PSW \leftarrow (SP+2), SP \leftarrow SP+3 \end{array}$		R	R	R		
Stack	PUSH	PSW	1	2	-	$(SP-1) \gets PSW,  SP \gets SP-1$			
manipulate		rp	1	4	-	$(SP - 1) \leftarrow rp_H, (SP - 2) \leftarrow rp_L,$ $SP \leftarrow SP - 2$			
	POP	PSW	1	2	-	$PSW \leftarrow (SP),  SP \leftarrow SP + 1$	R	R	R
		rp	1	4	-	$rp_{H} \leftarrow (SP + 1), rp_{L} \leftarrow (SP),$ $SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	-	10	$SP \leftarrow word$			
		SP, AX	2	-	8	$SP \leftarrow AX$			
		AX, SP	2	-	8	$AX \leftarrow SP$			
Unconditional	BR	!addr16	3	6	_	$PC \leftarrow addr16$			
branch		\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8$			
		AX	2	8	-	$PCH \leftarrow A,  PC_{L} \leftarrow X$			
Conditional	вс	\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
branch	BNC	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$			
	BZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 1$			
	BNZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 0$		_	

2. When an area except the internal high-speed RAM area is accessed

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

Instruction	Manania	Onevende	Dutes	С	locks	Orantiar	Flag
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z AC CY
Conditional	BT	saddr.bit, \$addr16	3	8	9	$PC \leftarrow PC + 3 + jdisp8$ if (saddr.bit) = 1	
branch		sfr.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1	
		A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1	
		PSW.bit, \$addr16	3	_	9	$PC \leftarrow PC + 3 + jdisp8$ if PSW.bit = 1	
		[HL].bit, \$addr16	3	10	11	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 1	
	BF	saddr.bit, \$addr16	4	10	11	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 0	
		sfr.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0	
		A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0	
		PSW.bit, \$addr16	4	_	11	$PC \leftarrow PC + 4 + jdisp8$ if PSW. bit = 0	
		[HL].bit, \$addr16	3	10	11	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 0	
	BTCLR	saddr.bit, \$addr16	4	10	12	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 1 then reset (saddr.bit)	
		sfr.bit, \$addr16	4	_	12	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1 then reset sfr.bit	
		A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1 then reset A.bit	
		PSW.bit, \$addr16	4	-	12	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1 then reset PSW.bit	× × ×
		[HL].bit, \$addr16	3	10	12	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 1 then reset (HL).bit	
	DBNZ	B, \$addr16	2	6	-	B ← B − 1, then PC ← PC + 2 + jdisp8 if B $\neq$ 0	
		C, \$addr16	2	6	-	C ← C −1, then PC ← PC + 2 + jdisp8 if C $\neq$ 0	
		saddr, \$addr16	3	8	10	(saddr) $\leftarrow$ (saddr) – 1, then PC $\leftarrow$ PC + 3 + jdisp8 if (saddr) $\neq$ 0	
CPU	SEL	RBn	2	4	_	RBS1, 0 ← n	
control	NOP		1	2	-	No Operation	
	EI		2	-	6	$IE \leftarrow 1$ (Enable Interrupt)	
	DI		2	_	6	$IE \leftarrow 0$ (Disable Interrupt)	
	HALT		2	6	-	Set HALT Mode	
	STOP		2	6	-	Set STOP Mode	

2. When an area except the internal high-speed RAM area is accessed

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
  - 2. This clock cycle applies to the internal ROM program.

# 28.3 Instructions Listed by Addressing Type

# (1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second Operand First Operand	#byte	A	r <sup>Note</sup>	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]		1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH ADD SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
х													MULU
С													DIVUW

# (2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second Operand	#word	AX	rp <sup>Note</sup>	sfrp	saddrp	!addr16	SP	None
First Operand								
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

**Note** Only when rp = BC, DE, HL

# (3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second Operand First Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

### (4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second Operand First Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ
Compound instruction					BT BF BTCLR DBNZ

### (5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

Target products: µPD78F0521, 78F0522, 78F0523, 78F0524, 78F0525, 78F0526, 78F0527, 78F0527D

Caution The  $\mu$ PD78F0527D has an on-chip debug function. Do not use this product for mass production because its reliability cannot be guaranteed after the on-chip debug function has been used, given the issue of the number of times the flash memory can be rewritten. NEC Electronics does not accept complaints concerning this product.

	Parameter	Symbol		Conditions	Ratings	Unit
	Supply voltage	VDD			–0.5 to +6.5	V
		Vss			-0.5 to +0.3	V
		AVREF			-0.5 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
		AVss			-0.5 to +0.3	V
<r></r>	REGC pin input voltage	VIREGC			–0.5 to +3.6 and $\leq V_{\text{DD}}$	v
<r></r>	Input voltage	VI1	P30 to P33, P40	0 to P17, P20 to P27, 0, P41, P70 to P77, P140, X1, X2, XT1, XT2, 0	$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
		V <sub>I2</sub>	P60 to P63 (N-c	h open drain)	–0.3 to +6.5	V
	Output voltage	Vo			$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
	Analog input voltage	Van	ANI0 to ANI7		$-0.3$ to AV <sub>REF</sub> + $0.3^{Note}$ and $-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
	Output current, high	Іон	Per pin	P00 to P03, P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, P130, P140	-10	mA
			Total of all pins –80 mA	P00 to P03, P40, P41, P120, P130, P140	-25	mA
				P10 to P17, P30 to P33, P70 to P77	-55	mA
			Per pin	P20 to P27	-0.5	mA
			Total of all pins		-2	mA
			Per pin	P121 to P124	–1	mA
			Total of all pins		-4	mA

#### Absolute Maximum Ratings $(T_A = 25^{\circ}C)$ (1/2)

Note Must be 6.5 V or lower.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	lol	Per pin	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P130, P140	30	mA
		Total of all pins 200 mA	P00 to P03, P40, P41, P120, P130, P140	60	mA
			P10 to P17, P30 to P33, P60 to P63, P70 to P77	140	mA
		Per pin	P20 to P27	1	mA
		Total of all pins		5	mA
		Per pin	P121 to P124	4	mA
		Total of all pins		10	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

# X1 Oscillator Characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = AV_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	Vss X1 X2	X1 clock oscillation	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.0 <sup>Note 2</sup>		20.0	MHz
	←-  <b>□</b>  + C1= C2=	frequency (fx) <sup>Note 1</sup>	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	1.0 <sup>Note 2</sup>		10.0	
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	1.0		5.0	
Crystal resonator	Vss X1 X2	X1 clock oscillation	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.0 <sup>Note 2</sup>		20.0	MHz
	←- □ + C1= C2=	frequency (fx) <sup>Note 1</sup>	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	1.0 <sup>Note 2</sup>		10.0	
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	1.0		5.0	

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. It is 2.0 MHz (MIN.) when programming on the board via UART6.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

#### **Internal Oscillator Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

	Resonator	Parameter	(	Conditions	MIN.	TYP.	MAX.	Unit
	8 MHz internal oscillator	Internal high-speed	RSTS = 1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	7.6	8.0	8.4	MHz
		oscillation clock frequency		$1.8~V \leq V_{\text{DD}} < 2.7~V$	7.6	8.0	10.4	MHz
<r></r>		(f <sub>RH</sub> ) <sup>Note</sup>	RSTS = 0	2.48	5.6	9.86	MHz	
	240 kHz internal oscillator	Internal low-speed	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		216	240	264	kHz
		oscillation clock frequency $(f_{RL})$	$1.8~V \leq V_{\text{DD}}$	< 2.7 V	192	240	264	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Remark RSTS: Bit 7 of the internal oscillation mode register (RCM)

#### **XT1 Oscillator Characteristics**

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 - C3 - 777	XT1 clock oscillation frequency (fxt) <sup>Note</sup>		32	32.768	35	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.

#### **Recommended Oscillator Constants**

#### (1) X1 oscillation: Ceramic resonator ( $T_A = -40$ to +85°C) (1/2)

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)		nded Circuit stants	Oscillation V	oltage Range
				C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
Murata Mfg. Co.,	CSTCC2M00G56-R0	SMD	2.00	Internal (47)	Internal (47)	1.8	5.5
Ltd.	CSTLS4M00G56-B0	Lead	4.00	Internal (47)	Internal (47)		
	CSTCR4M00G55-R0	SMD		Internal (39)	Internal (39)		
	CSTLS4M19G56-B0	Lead	4.194	Internal (47)	Internal (47)		
	CSTCR4M19G55-R0	SMD		Internal (39)	Internal (39)		
	CSTLS4M91G56-B0	Lead	4.915	Internal (47)	Internal (47)		
	CSTCR4M91G55-R0	SMD		Internal (39)	Internal (39)		
	CSTLS5M00G56-B0	Lead	5.00	Internal (47)	Internal (47)	1.9	
	CSTCR5M00G55-R0	SMD		Internal (39)	Internal (39)	1.8	
	CSTLS6M00G56-B0	Lead	6.00	Internal (47)	Internal (47)	2.4	
	CSTCR6M00G55-R0	SMD		Internal (39)	Internal (39)	1.8	
	CSTLS8M00G56-B0	Lead	8.00	Internal (47)	Internal (47)	2.3	
	CSTCE8M00G55-R0	SMD		Internal (33)	Internal (33)	1.9	
	CSTLS8M38G56-B0	Lead	8.388	Internal (47)	Internal (47)	2.3	
	CSTCE8M38G55-R0	SMD		Internal (33)	Internal (33)	1.9	
	CSTLS10M0G56-B0	Lead	10.0	Internal (47)	Internal (47)	2.5	
	CSTCE10M0G55-R0	SMD		Internal (33)	Internal (33)	2.3	
	CSTCE12M0G55-R0	SMD	12.0	Internal (33)	Internal (33)	2.3	
	CSTCE16M0V53-R0	SMD	16.0	Internal (15)	Internal (15)	2.3	
	CSTCE20M0V53-R0	SMD	20.0	Internal (15)	Internal (15)	2.6	
Murata Mfg. Co.,	CSTLS6M00G53-B0	Lead	6.00	Internal (15)	Internal (15)	1.8	5.5
Ltd.	CSTLS8M00G53-B0	Lead	8.00	Internal (15)	Internal (15)	1.8	
(low-capacitance	CSTLS8M38G53-B0	Lead	8.388	Internal (15)	Internal (15)	1.8	
products)	CSTLS10M0G53-B0	Lead	10.0	Internal (15)	Internal (15)	1.8	]
	CSTCE12M0G52-R0	SMD	12.0	Internal (10)	Internal (10)	,	
	CSTCE16M0V51-R0	SMD	16.0	Internal (5)	Internal (5)	1.8	
	CSTCE20M0V51-R0	SMD	20.0	Internal (5)	Internal (5)	1.9	]

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD2 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)		nded Circuit stants	Oscillation V	oltage Range
				C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
TDK Corporation	CCR4.0MUC8	SMD	4.00	Internal (27)	Internal (27)	1.8	5.5
	FCR4.0MC5	Lead		Internal (30)	Internal (30)		
	CCR8.0MXC8	SMD	8.00	Internal (18)	Internal (30)		
	FCR8.0MC5	Lead		Internal (20)	Internal (20)		

#### (1) X1 oscillation: Ceramic resonator ( $T_A = -40$ to +85°C) (2/2)

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD2 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

#### (2) XT1 oscillation: Crystal resonator ( $T_A = -40$ to +85°C)

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)	Load Capacitance	Re	ecomm	ended (	Circuit (	Constar	nts		lation Range
				CL (pF)	V	od = 3.3	V	V	oo = 5.0	V	MIN.	MAX.
					C3	C4	Rd	C3	C4	Rd	(V)	(V)
					(pF)	(pF)	(kΩ)	(pF)	(pF)	(kΩ)		
Seiko	VT-200	Lead	32.768	6.0	4	3	100	6	5	100	1.8	5.5
Instruments Inc.				12.5	15	15	100	18	15	100		

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD2 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

# DC Characteristics (1/4) (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P03,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-3.0	mA
		P10 to P17, P30 to P33, P40,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-2.5	mA
		P41, P70 to P77, P120, P130, P140	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-1.0	mA
		Total of P00 to P03, P40, P41,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-20.0	mA
		P120, P130, P140 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-10.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-5.0	mA
		Total of P10 to P17, P30 to P33,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-30.0	mA
		P70 to P77 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-19.0	mA
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-10.0	mA
		Total of all pins <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-50.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-29.0	mA
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-15.0	mA
	Іон2	Per pin for P20 to P27	$AV_{REF} = V_{DD}$			-0.1	mA
Note A		Per pin for P121 to P124				-0.1	mA
Output current, low <sup>Note 2</sup>	IOL1	Per pin for P00 to P03,	$4.0~V \le V_{\text{DD}} \le 5.5~V$			8.5	mA
		P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, P130, P140	$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
		Per pin for P60 to P63	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			15.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
		Total of P00 to P03, P40, P41,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20.0	mA
		P120, P130, P140 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			9.0	mA
		Total of P10 to P17, P30 to P33,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			45.0	mA
		P60 to P63, P70 to P77 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			35.0	mA
			$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$			20.0	mA
		Total of all pins <sup>Note 3</sup>	$4.0~V \le V_{\text{DD}} \le 5.5~V$			65.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			50.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			29.0	mA
	IOL2	Per pin for P20 to P27	AVREF = VDD			0.4	mA
		Per pin for P121 to P124				0.4	mA

**Notes 1.** Value of current at which the device operation is guaranteed even if the current flows from V<sub>DD</sub> to an output pin.

- 2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.
- **3.** Specification under conditions where the duty factor is 70% (time for which current is output is  $0.7 \times t$  and time for which current is not output is  $0.3 \times t$ , where t is a specific time). The total output current of the pins at a duty factor of other than 70% can be calculated by the following expression.
  - Where the duty factor of IoH is n%: Total output current of pins = (IoH  $\times$  0.7)/(n  $\times$  0.01)
    - <Example> Where the duty factor is 50%, IoH = 20.0 mA

Total output current of pins =  $(20.0 \times 0.7)/(50 \times 0.01) = 28.0 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

# DC Characteristics (2/4)

# (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P02, P03, P12, P13, P15, F EXCLK, EXCLKS	240, P41, P121 to P124,	0.7Vdd		Vdd	۷
	VIH2	P00, P01, P10, P11, P14, F P70 to P77, P120, P140, R		0.8Vdd		Vdd	V
	VIH3	P20 to P27	AVREF = VDD	0.7AVREF		AVREF	V
	VIH4	P60-P63		0.7V <sub>DD</sub>		6.0	V
Input voltage, low	VIL1	P02, P03, P12, P13, P15, F P121 to P124, EXCLK, EXC	0		0.3Vdd	V	
	VIL2	P00, P01, P10, P11, P14, P16, P17, P30 to P33, P70 to P77, P120, P140, RESET		0		0.2V <sub>DD</sub>	V
	VIL3	P20 to P27	AVREF = VDD	0		0.3AV <sub>REF</sub>	V
Dutput voltage, high VOH1		P00 to P03, P10 to P17, P30 to P33, P40, P41,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	V <sub>DD</sub> - 0.7			V
Vohz		P70 to P77, P120, P130, P140	2.7 V $\leq$ V <sub>DD</sub> < 4.0 V, Іон1 = -2.5 mA	V <sub>DD</sub> - 0.5			V
			$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 2.7 \ V, \\ I_{\text{OH1}} = -1.0 \ \text{mA} \end{array}$	V <sub>DD</sub> - 0.5			V
	V <sub>OH2</sub>	P20 to P27	AVREF = VDD, IOH2 = $-100 \ \mu A$	V <sub>DD</sub> - 0.5			V
		P121 to P124	Іон2 = -100 <i>µ</i> А	$V_{\text{DD}}-0.5$			V
Output voltage, low	V <sub>OL1</sub>	P00 to P03, P10 to P17, P30 to P33, P40, P41,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \label{eq:DD}$			0.7	V
		P70 to P77, P120, P130, P140	$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ I_{OL1} = 5.0 \ mA \end{array}$			0.7	V
			$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 2.7 \ V, \\ I_{\text{OH1}} = 2.0 \ \text{mA} \end{array}$			0.5	V
			$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 2.7 \ V, \\ I_{\text{OL1}} = 0.5 \ mA \end{array}$			0.4	V
	Vol2	P20 to P27	$AV_{REF} = V_{DD},$ $I_{OL2} = 0.4 \text{ mA}$			0.4	V
		P121 to P124	Iон2 = 0.4 mA			0.4	V
	Vol3	P60 to P63	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 15.0 \text{ mA}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 5.0 \ \text{mA} \end{array}$			0.4	V
			$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 5.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 3.0 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V},$ $I_{\text{OL1}} = 2.0 \text{ mA}$			0.4	V

# DC Characteristics (3/4) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ AV}_{\text{REF}} \le \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Condi	tions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішні	P00 to P03, P10 to P17,       VI = VDD         P30 to P33, P40, P41,       P60 to P63, P70 to P77,         P120, P140,       FLMD0, RESET				1	μA	
	Ілна	P20 to P27	VI = AVRI	ef = Vdd			1	μA
	Іцнз	P121 to 124	$V_{\text{I}} = V_{\text{DD}}$	I/O port mode			1	μA
		(X1, X2, XT1, XT2)		OSC mode			20	μA
Input leakage current, low	ILIL1	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P140, FLMD0, RESET	VI = VSS				-1	μA
	ILIL2	P20 to P27	VI = VSS,	$AV_{REF} = V_{DD}$			-1	μA
	Ililis	P121 to 124	$V_{\text{I}} = V_{\text{SS}}$	I/O port mode			-1	μA
		(X1, X2, XT1, XT2)		OSC mode			-20	μA
Pull-up resistor	R∪	VI = Vss			10	20	100	kΩ
FLMD0 supply voltage	Vı∟	In normal operation mode			0		0.2V <sub>DD</sub>	V
	VIH	In self-programming mode			0.8Vdd		Vdd	V

# DC Characteristics (4/4)

# (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, Vss = AVss = 0 V)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	U
Supply current <sup>Note 1</sup>		Operating	$f_{XH} = 20 \text{ MHz}^{Note 2},$	Square wave input		3.2	5.5	n
		mode	$V_{DD} = 5.0 V$	Resonator connection		4.5	6.9	n
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.6	2.8	n
			$V_{DD} = 5.0 V$	Resonator connection		2.3	3.9	n
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.5	2.7	n
			$V_{DD} = 3.0 V$	Resonator connection		2.2	3.2	n
			$f_{XH} = 5 \text{ MHz}^{\text{Notes 2, 3}},$	Square wave input		0.9	1.6	n
			$V_{DD} = 3.0 V$	Resonator connection		1.3	2.0	m
			$f_{XH} = 5 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.7	1.4	m
			$V_{DD} = 2.0 V$	Resonator connection		1.0	1.6	m
			frн = 8 MHz <sup>Note 4</sup> , Vdd =	5.0 V		1.4	2.5	m
			fsub = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		6	25	μ
			$V_{DD} = 5.0 V$	Resonator connection		15	30	μ
	Idd2 HA	HALT mode	$f_{XH} = 20 \text{ MHz}^{Note 2},$	Square wave input		0.8	2.6	m
			$V_{DD} = 5.0 V$	Resonator connection		2.0	4.4	m
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.4	1.3	m
			$V_{DD} = 5.0 V$	Resonator connection		1.0	2.4	m
			$f_{XH} = 5 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.2	0.65	m
			$V_{DD} = 3.0 V$	Resonator connection		0.5	1.1	m
			frн = 8 MHz <sup>Note 4</sup> , Vdd =	5.0 V		0.4	1.2	m
			fsuв = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		3.0	22	μ
			$V_{DD} = 5.0 V$	Resonator connection		12	25	μ
	DD3 <sup>Note 6</sup>	STOP	V <sub>DD</sub> = 5.0 V			1	20	μ
		mode	$V_{DD} = 5.0 \text{ V}, \text{ T}_{A} = -40 \text{ to } +70 ^{\circ}\text{C}$			1	10	μ
A/D converter operating current	ADC <sup>Note 7</sup>	$2.3 V \leq AV_{RE}$	$F \leq V_{DD}$ , ADCE = 1			0.86	1.9	rr
Watchdog timer operating current	WDT <sup>Note 8</sup>	During 240 k operation	Hz internal low-speed c	oscillation clock		5	10	Ļ
LVI operating current	LVI Note 9					9	18	μ

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)

- <R> Notes 1. Total current flowing into the internal power supply (VDD), including the peripheral operation current and the input leakage current flowing when the level of the input pin are fixed to VDD or VSS. However, the current flowing into the pull-up resistors and the output current of the port is not included.
- <R>
  2. Not including the operating current of the 8 MHz internal oscillator, 240 kHz internal oscillator, and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 3. When AMPH (bit 0 of clock operation mode select register (OSCCTL)) = 0.
- <R>
- **4.** Not including the operating current of the X1 oscillator, XT1 oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
- 5. Not including the operating current of the X1 oscillator, 8 MHz internal oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
- 6. Not including the operating current of the 240 kHz internal oscillator and XT1 oscillation, and the current flowing into the A/D converter, watchdog timer and LVI circuit..
- 7. Current flowing only to the A/D converter (AVREF). The current value of the 78K0/KD2 is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode
- 8. Current flowing only to the watchdog timer (including the operating current of the 240 kHz internal oscillator). The current value of the 78K0/KD2 is the sum of IDD2 or IDD3 and IWDT when the watchdog timer operates in the HALT or STOP mode.
- **9.** Current flowing only to the LVI circuit. The current value of the 78K0/KD2 is the sum of IDD2 or IDD3 and ILVI when the LVI circuit operates in the HALT or STOP mode.

# **AC Characteristics**

# (1) Basic operation

# (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)


	Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
	Instruction cycle (minimum	Тсч	Main system clock (fxP)	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.1		32	μs
	instruction execution time)		operation	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.2		32	μs
				$1.8~V \leq V_{\text{DD}} < 2.7~V$	0.4 <sup>Note 1</sup>		32	μs
			Subsystem clock (fsub) c	peration	114	122	125	μs
<r></r>	Peripheral hardware clock	<b>f</b> PRS	fprs = fxh	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20	MHz
	frequency		(XSEL = 1)	$2.7~V \leq V_{\text{DD}} < 4.0~V$			10	MHz
				$1.8~V \leq V_{\text{DD}} < 2.7~V$			5	MHz
			fprs = frн	$2.7~V \leq V_{\text{DD}} < 5.5~V$	7.6		8.4	MHz
			(XSEL = 0)	$1.8~V \leq V_{\text{DD}} < 2.7~V^{\text{Note 2}}$	7.6		10.4	MHz
	External main system clock	fexclk	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		1.0 <sup>Note 3</sup>		20.0	MHz
	frequency		$2.7~V \leq V_{\text{DD}} < 4.0~V$		1.0 <sup>Note 3</sup>		10.0	MHz
			$1.8~V \leq V_{\text{DD}} < 2.7~V$		1.0		5.0	MHz
<r></r>	External main system clock input	texclkh,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns
	high-level width, low-level width	<b>t</b> exclkl	$2.7~V \leq V_{\text{DD}} < 4.0~V$		48			ns
			$1.8~V \leq V_{\text{DD}} < 2.7~V$		96			ns
	External subsystem clock frequency	fexclks			32	32.768	35	kHz
<r></r>	External subsystem clock input high-level width, low-level width	texclksh, texclksl			12			μs
	TI000, TI010 input high-level width, low-level width	tтiнo, tтi∟o	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		2/f <sub>sam</sub> + 0.1 <sup>Note 4</sup>			μs
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$		2/f <sub>sam</sub> + 0.2 <sup>Note 4</sup>			μs
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$		2/f <sub>sam</sub> + 0.5 <sup>Note 4</sup>			μs
	TI50, TI51 input frequency	fT15	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$				10	MHz
			$2.7~V \leq V_{\text{DD}} < 4.0~V$				10	MHz
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$				5	MHz
	TI50, TI51 input high-level width,	t⊤iн₅,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		50			ns
	low-level width	t⊤iL5	$2.7~V \leq V_{\text{DD}} < 4.0~V$		50			ns
			$1.8~V \leq V_{\text{DD}} < 2.7~V$		100			ns
	Interrupt input high-level width, low-level width	tinth, tintl			1			μs
	Key interrupt input low-level width	<b>t</b> KR			250			ns
	RESET low-level width	trsl			10			μs

<R>


**Notes** 1. 0.38  $\mu$ s when operating with the 8 MHz internal oscillator.

- **2.** Characteristics of the main system clock frequency. Set the division clock to be set by a peripheral function to  $f_{RH}/2$  or less.
- 3. 2.0 MHz (MIN.) when using UART6 during on-board programming.
- 4. Selection of fsam = fPRS, fPRS/4, fPRS/256 is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000 valid edge as the count clock, fsam = fPRS.


### TCY vs. VDD (Main System Clock Operation)



0.7VDD (MIN.) 0.3VDD (MAX.)



**AC Timing Test Points** 



#### (2) Serial interface

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD  $\leq$  5.5 V, AVREF  $\leq$  VDD, Vss = AVss = 0 V)

#### (a) UART6 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

#### (b) UART0 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

<R> (c) IIC0

Parameter	Symbol	Condition	S	Standa	rd Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fsc∟			0	100	0	400	kHz
Setup time of restart condition	tsu: sta			4.7	_	0.6	_	μs
Hold time <sup>Note 1</sup>	thd: STA			4.0	_	0.6	_	μs
Hold time when SCL0 = "L"	t∟ow	Internal clock operation	on	4.7	-	1.3	_	μs
		EXSCL0 clock (6.4 M operation	lHz)	4.7	_	1.25	_	μs
Hold time when SCL0 = "H"	tніgн			4.0	-	0.6	-	μs
Data setup time (reception)	tsu: dat			250	-	100	_	ns
Data hold time (transmission) <sup>№te 2</sup>	thd: dat	$f_W = f_{XH}/2^N \text{ or } f_W = f_{EXSCL0} \text{ selected}^{Note 3}$	DFC0 = 0	0	3.45	0	0.9 <sup>Note 4</sup> 1.00 <sup>Note 5</sup>	μs
			DFC0 = 1	_	_	0	0.9 <sup>Note 6</sup> 1.125 <sup>Note 7</sup>	μs
		$f_W = f_{RH}/2^N$	DFC0 = 0	0	3.45	0	1.05	μs
		selected <sup>Note 3</sup>	DFC0 = 1	-	-	0	1.184	μs
Setup time of stop condition	tsu: sto			4.0	_	0.6	-	μs
Bus free time	<b>t</b> BUF			4.7	-	1.3	-	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- 3. fw indicates the IIC0 transfer clock selected by the IICCL and IICX0 registers.
- 4. When  $fw \ge 4.4$  MHz is selected
- 5. When fw < 4.4 MHz is selected
- **6.** When  $fw \ge 5$  MHz is selected
- 7. When fw < 5 MHz is selected

#### Parameter Symbol Conditions MIN. TYP. MAX. Unit SCK10 cycle time $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ tkCY1 160 ns $2.7~V \leq V_{\text{DD}} < 4.0~V$ 250 ns $1.8~V \leq V_{\text{DD}} < 2.7~V$ 500 ns SCK10 high-/low-level width $t_{\text{KCY1}}/2 - 15^{\text{Note 1}}$ $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ tĸнı, ns **t**ĸ∟1 $2.7~V \leq V_{\text{DD}} < 4.0~V$ tkcy1/2 - 25<sup>Note 1</sup> ns $1.8~V \leq V_{\text{DD}} < 2.7~V$ $t_{\rm KCY1}/2 - 50^{\rm Note 1}$ ns SI10 setup time (to SCK10↑) $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ tsik1 55 ns $2.7~V \leq V_{\text{DD}} < 4.0~V$ 80 ns $1.8~V \leq V_{\text{DD}} < 2.7~V$ 170 ns SI10 hold time (from SCK10↑) tksi1 30 ns $C=50\ pF^{^{Note\,2}}$ Delay time from $\overline{\text{SCK10}}\downarrow$ to tks01 40 ns SO10 output

# <R> (d) CSI10 (master mode, SCK10... internal clock output)

**Notes 1.** This value is when high-speed system clock (fxH) is used.

**2.** C is the load capacitance of the  $\overline{\text{SCK10}}$  and SO10 output lines.

# (e) CSI10 (slave mode, SCK10... external clock input)


Parameter	Symbol	С	onditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	<b>t</b> ксү2			400			ns
SCK10 high-/low-level width	tкн2, tкL2			tксү2/2			ns
SI10 setup time (to $\overline{\text{SCK10}}$ )	tsik2			80			ns
SI10 hold time (from SCK10↑)	tksi2			50			ns
Delay time from $\overline{\text{SCK10}}\downarrow$ to	tkso2	$C = 50 \text{ pF}^{Note}$	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			120	ns
SO10 output			$2.7~V \leq V_{\text{DD}} < 4.0~V$			120	ns
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			165	ns

Note C is the load capacitance of the SO10 output line.


<R>


#### Serial Transfer Timing





CSI10:





# **A/D Converter Characteristics**

(TA = -40 to +85°C, 2.3 V  $\leq$  AVREF  $\leq$  VDD  $\leq$  5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				10	bit
Overall error <sup>Notes 1, 2</sup>	AINL	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±0.6	%FSR
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$			±1.2	%FSR
Conversion time	<b>t</b> CONV	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	6.1		36.7	μs
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$	12.2		36.7	μs
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$	27		66.6	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±0.6	%FSR
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$			±0.6	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Efs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±0.6	%FSR
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$			±0.6	%FSR
Integral non-linearity error <sup>Note 1</sup>	ILE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±2.5	LSB
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±4.5	LSB
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$			±6.5	LSB
Differential non-linearity error Note 1	DLE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±1.5	LSB
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±2.0	LSB
		$2.3 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$			±2.0	LSB
Analog input voltage	VAIN		AVss		AVREF	V


**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

# 1.59 V POC Circuit Characteristics ( $T_A = -40$ to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		1.44	1.59	1.74	V
Power voltage rise inclination	tртн	$V_{\text{DD}}$ : 0 V $\rightarrow$ change inclination of $V_{\text{POC}}$	0.5			V/ms
Minimum pulse width	tpw		200			μs

### POC Circuit Timing




# Supply Voltage Rise Time ( $T_A = -40$ to $+85^{\circ}C$ , $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum time to rise to 1.8 V (V_DD (MIN.)) (V_DD: 0 V $\rightarrow$ 1.8 V)	tpup1	POCMODE (option byte) = 0, when RESET input is not used			3.6	ms
$\begin{array}{l} \mbox{Maximum time to rise to 1.8 V (V_{DD} (MIN.))} \\ \mbox{(releasing $\overline{\mbox{RESET}$ input $\rightarrow$ V_{DD}$: 1.8 V)} \end{array}$	tpup2	POCMODE (option byte) = 0, when $\overrightarrow{\text{RESET}}$ input is used			1.9	ms

# Supply Voltage Rise Time Timing

# • When RESET pin input is not used

# • When RESET pin input is used



# 2.7 V POC Circuit Characteristics (T<sub>A</sub> = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage on application of supply voltage	VDDPOC	POCMODE (option bye) = 1	2.50	2.70	2.90	V

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVIO		4.14	4.24	4.34	V
voltage		VLVI1		3.99	4.09	4.19	V
		VLVI2		3.83	3.93	4.03	V
		<b>V</b> LVI3		3.68	3.78	3.88	V
		VLVI4		3.52	3.62	3.72	V
		VLVI5		3.37	3.47	3.57	V
		VLVI6		3.22	3.32	3.42	V
		VLVI7		3.06	3.16	3.26	V
		VLVI8		2.91	3.01	3.11	V
		VLV19		2.75	2.85	2.95	V
		VLVI10		2.60	2.70	2.80	V
		VLVI11		2.45	2.55	2.65	V
		VLVI12		2.29	2.39	2.49	V
		VLVI13		2.14	2.24	2.34	V
		VLVI14		1.98	2.08	2.18	V
		VLVI15		1.83	1.93	2.03	V
	External input pin <sup>Note 1</sup>	EXLVI	$\text{EXLVI} < \text{V}_{\text{DD}}, \ 1.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}$	1.11	1.21	1.31	V
Minimum pu	ulse width	t∟w		200			μs
Operation s	tabilization wait time <sup>Note 2</sup>	<b>t</b> lwait				10	μs


#### LVI Circuit Characteristics (T<sub>A</sub> = -40 to +85°C, VPOC $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = 0 V)

Notes 1. The EXLVI/P120/INTP0 pin is used.

2. Time required from setting bit 7 (LVION) of the low-voltage detection register (LVIM) to 1 to operation stabilization

**Remark**  $V_{LVI(n-1)} > V_{LVIn}$ : n = 1 to 15


# **LVI Circuit Timing**



#### Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	V

# **Note** The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



### Standard products

### Flash Memory Programming Characteristics

# (TA = -40 to +85°C, 2.7 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, Vss = AVss = 0 V)

### • Basic characteristics

Param	eter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD supply current	t	ldd	f <sub>XP</sub> = 10 MHz (TYP.), 20 MHz (MAX.)		4.5	11.0	mA
Erase time <sup>Notes 1, 2</sup>	All block	Teraca			20	200	ms
	Block unit	Terasa			20	200	ms
Write time (in 8-bit	t units) <sup>Note 1</sup>	Twrwa			10	100	μs
Number of rewrite	s per chip	Cerwr	Retention: 10 years 1 erase + 1 write after erase = 1 rewrite <sup>Note 3</sup>	100			Times

- **Notes 1.** Characteristic of the flash memory. For the characteristic when a dedicated flash memory programmer, PG-FP4, is used and the rewrite time during self programming, see Tables 26-12 and 26-13.
  - 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
  - When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.

Remarks 1. fxp: Main system clock oscillation frequency

2. For serial write operation characteristics, refer to 78K0/Kx2 Flash Memory Programming (Programmer) Application Note (U17739E).

# CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A) GRADE PRODUCTS)

# Target products: μ PD78F0521(A), 78F0522(A), 78F0523(A), 78F0524(A), 78F0525(A), 78F0526(A), 78F0527(A)

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	Vdd			-0.5 to +6.5	V
	Vss			-0.5 to +0.3	V
	AVREF			$-0.5$ to VDD + $0.3^{Note}$	V
	AVss			-0.5 to +0.3	V
REGC pin input voltage	VIREGC			–0.5 to +3.6 and $\leq V_{\text{DD}}$	V
Input voltage	VI1	P30 to P33, P40	0 to P17, P20 to P27, 0, P41, P70 to P77, P140, X1, X2, XT1, XT2,	$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
	VI2	P60 to P63 (N-c	ch open drain)	-0.3 to +6.5	V
Output voltage	Vo			$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
Analog input voltage	Van	ANI0 to ANI7		$-0.3$ to AV <sub>REF</sub> + $0.3^{Note}$ and $-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
Output current, high	Іон	Per pin	P00 to P03, P10 to P17,	-10	mA
			P30 to P33, P40, P41,		
			P70 to P77, P120, P130,		
			P140		
		Total of all pins –80 mA	P00 to P03, P40, P41, P120, P130, P140	-25	mA
			P10 to P17, P30 to P33, P70 to P77	-55	mA
		Per pin	P20 to P27	-0.5	mA
		Total of all pins	<u> </u>	-2	mA
		Per pin	P121 to P124	-1	mA
		Total of all pins		-4	mA

# Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Note Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

<R>

<R>

# Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	lo∟	Per pin	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P130, P140	30	mA
		Total of all pins 200 mA	P00 to P03, P40, P41, P120, P130, P140	60	mA
			P10 to P17, P30 to P33, P60 to P63, P70 to P77	140	mA
		Per pin	P20 to P27	1	mA
		Total of all pins		5	mA
		Per pin	P121 to P124	4	mA
		Total of all pins		10	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

# X1 Oscillator Characteristics

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	Vss X1 X2	X1 clock oscillation	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.0 <sup>Note 2</sup>		20.0	MHz
	←-  <b>□</b>  + C1= C2=	frequency (fx) <sup>Note 1</sup>	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	1.0 <sup>Note 2</sup>		10.0	
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	1.0		5.0	
Crystal resonator	Vss X1 X2	X1 clock oscillation	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.0 <sup>Note 2</sup>		20.0	MHz
	←- □ + C1= C2=	frequency (fx) <sup>Note 1</sup>	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	1.0 <sup>Note 2</sup>		10.0	
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	1.0		5.0	

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. It is 2.0 MHz (MIN.) when programming on the board via UART6.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

### **Internal Oscillator Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = AV_{SS} = 0 \text{ V})$ 

Resonator	Parameter Conditions		MIN.	TYP.	MAX.	Unit	
8 MHz internal oscillator	Internal high-speed	RSTS = 1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	7.6	8.0	8.4	MHz
	oscillation clock frequency		$1.8~V \leq V_{\text{DD}} < 2.7~V$	7.6	8.0	10.4	MHz
	(f <sub>RH</sub> ) <sup>Note</sup>			2.48	5.6	9.86	MHz
240 kHz internal oscillator	Internal low-speed	$2.7 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V	216	240	264	kHz
	oscillation clock frequency $(f_{RL})$	$1.8~V \leq V_{\text{DD}} < 2.7~V$		192	240	264	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Remark RSTS: Bit 7 of the internal oscillation mode register (RCM))

### **XT1 Oscillator Characteristics**

# (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, Vss = AVss = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 - C3 - 777	XT1 clock oscillation frequency (f <sub>XT</sub> ) <sup>Note</sup>		32	32.768	35	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

# DC Characteristics (1/4) (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P03,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-3.0	mA
		P10 to P17, P30 to P33, P40,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-2.5	mA
		P41, P70 to P77, P120, P130, P140	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-1.0	mA
		Total of P00 to P03, P40, P41,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-12.0	mA
		P120, P130, P140 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-7.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-5.0	mA
		Total of P10 to P17, P30 to P33,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-18.0	mA
		P70 to P77 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-15.0	mA
			$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$			-10.0	mA
		Total of all pins <sup>Note 3</sup>	$4.0~V \le V_{\text{DD}} \le 5.5~V$			-23.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-20.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-15.0	mA
	Іон2	Per pin for P20 to P27	AVREF = VDD			-0.1	mA
		Per pin for P121 to P124				-0.1	mA
Output current, low <sup>Note 2</sup>	IOL1	Per pin for P00 to P03,	$4.0~V \le V_{\text{DD}} \le 5.5~V$			8.5	mA
		P10 to P17, P30 to P33, P40,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
		P41, P70 to P77, P120, P130, P140	$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
		Per pin for P60 to P63	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			15.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
		Total of P00 to P03, P40, P41,	$4.0~V \le V_{\text{DD}} \le 5.5~V$			20.0	mA
		P120, P130, P140 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
			$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$			9.0	mA
		Total of P10 to P17, P30 to P33,	$4.0~V \le V_{\text{DD}} \le 5.5~V$			45.0	mA
		P60 to P63, P70 to P77 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			35.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			20.0	mA
		Total of all pins <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			65.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			50.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			29.0	mA
	IOL2	Per pin for P20 to P27	AVREF = VDD			0.4	mA
		Per pin for P121 to P124	1			0.4	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from VDD to an output pin.

- 2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.
- **3.** Specification under conditions where the duty factor is 70% (time for which current is output is  $0.7 \times t$  and time for which current is not output is  $0.3 \times t$ , where t is a specific time). The total output current of the pins at a duty factor of other than 70% can be calculated by the following expression.
  - Where the duty factor of IoH is n%: Total output current of pins = (IoH  $\times$  0.7)/(n  $\times$  0.01)
    - <Example> Where the duty factor is 50%, IoH = 20.0 mA

Total output current of pins =  $(20.0 \times 0.7)/(50 \times 0.01) = 28.0 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

# DC Characteristics (2/4)

# (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P02, P03, P12, P13, P15, P	40, P41, P121 to P124	0.7VDD		VDD	V
	VIH2	P00, P01, P10, P11, P14, P P70 to P77, P120, P140, EX	· · · ·	0.8Vdd		Vdd	V
	Vінз	P20 to P27	AVREF = VDD	0.7AVREF		AVREF	V
	VIH4	P60-P63		0.7Vdd		6.0	V
Input voltage, low	VIL1	P02, P03, P12, P13, P15, P P121 to P124	40, P41, P60-P63,	0		0.3VDD	V
	VIL2	P00, P01, P10, P11, P14, P P70 to P77, P120, P140, EX		0		0.2VDD	۷
	VIL3	P20 to P27	AVREF = VDD	0		0.3AV <sub>REF</sub>	V
Output voltage, high	V <sub>OH1</sub>	P00 to P03, P10 to P17, P30 to P33, P40, P41,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	V <sub>DD</sub> - 0.7			V
		P70 to P77, P120, P130, P140	2.7 V $\leq$ V <sub>DD</sub> < 4.0 V, Іон1 = -2.5 mA	V <sub>DD</sub> - 0.5			V
			1.8 V $\leq$ Vdd < 2.7 V, Іон1 = -1.0 mA	Vdd - 0.5			V
	V <sub>OH2</sub>	P20 to P27	AVREF = VDD, IOH2 = $-100 \mu$ A	V <sub>DD</sub> - 0.5			V
		P121 to P124	Іон2 = -100 µА	$V_{\text{DD}} - 0.5$			V
Output voltage, low	Vol1	P00 to P03, P10 to P17, P30 to P33, P40, P41,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array}$			0.7	V
		P70 to P77, P120, P130, P140	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 5.0 \text{ mA}$			0.7	V
			$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} < 2.7 \mbox{ V}, \\ \mbox{I}_{\mbox{DH1}} = 2.0 \mbox{ mA} \end{array}$			0.5	V
			$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} < 2.7 \mbox{ V}, \\ I_{\mbox{DL1}} = 0.5 \mbox{ mA} \end{array}$			0.4	V
	V <sub>OL2</sub>	P20 to P27	$AV_{REF} = V_{DD},$ Iol2 = 0.4 mA			0.4	V
		P121 to P124	Iон2 = 0.4 mA			0.4	V
	Vol3	P60 to P63	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 15.0 \ \text{mA} \end{array} \end{array} \label{eq:VDD}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ I_{OL1} = 5.0 \ mA \end{array} \label{eq:VDD}$			0.4	V
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 5.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 3.0 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V},$ $I_{\text{OL1}} = 2.0 \text{ mA}$			0.4	V

# DC Characteristics (3/4) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ AV}_{\text{REF}} \le \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Condi	tions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	e current, P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P140, FLMD0, RESET				1	μA		
	Ілна	P20 to P27	VI = AVRI	ef = Vdd			1	μA
	Іцнз	P121 to 124	$V_{\text{I}} = V_{\text{DD}}$	I/O port mode			1	μA
		(X1, X2, XT1, XT2)		OSC mode			20	μA
Input leakage current, low	ILIL1	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P140, FLMD0, RESET					-1	μA
	ILIL2	P20 to P27	VI = VSS,	$AV_{REF} = V_{DD}$			-1	μA
	ILIL3	P121 to 124	$V_{\text{I}} = V_{\text{SS}}$	I/O port mode			-1	μA
		(X1, X2, XT1, XT2)		OSC mode			-20	μA
Pull-up resistor	Rυ	VI = Vss			10	20	100	kΩ
FLMD0 supply voltage	VIL	In normal operation mode			0		0.2VDD	V
	VIH	In self-programming mode			0.8VDD		VDD	V

# DC Characteristics (4/4)

# (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, Vss = AVss = 0 V)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	IDD1	Operating	$f_{XH} = 20 \text{ MHz}^{Note 2},$	Square wave input		3.2	5.5	mA
		mode	$V_{DD} = 5.0 V$	Resonator connection		4.5	6.9	mA
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.6	2.8	mA
			$V_{DD} = 5.0 V$	Resonator connection		2.3	3.9	mA
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.5	2.7	mA
			$V_{DD} = 3.0 V$	Resonator connection		2.2	3.2	mA
			$f_{XH} = 5 \text{ MHz}^{\text{Notes 2, 3}},$	Square wave input		0.9	1.6	mA
			$V_{DD} = 3.0 V$	Resonator connection		1.3	2.0	mA
			$f_{XH} = 5 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.7	1.4	mA
			$V_{DD} = 2.0 V$	Resonator connection		1.0	1.6	mA
>			$f_{RH} = 8 MHz^{Note 4}, V_{DD} =$	5.0 V		1.4	2.5	mA
			fsub = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		6	30	μA
			$V_{DD} = 5.0 V$	Resonator connection		15	35	μA
	IDD2	HALT mode	$f_{XH} = 20 \text{ MHz}^{Note 2},$	Square wave input		0.8	2.6	mA
			$V_{DD} = 5.0 V$	Resonator connection		2.0	4.4	mA
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.4	1.3	mA
			$V_{DD} = 5.0 V$	Resonator connection		1.0	2.4	mA
			$f_{XH} = 5 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.2	0.65	mA
			$V_{DD} = 3.0 V$	Resonator connection		0.5	1.1	mA
			frн = 8 MHz <sup>Note 4</sup> , Vdd =	5.0 V		0.4	1.2	mA
>			fsuв = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		3.0	27	μA
			$V_{DD} = 5.0 V$	Resonator connection		12	32	μA
	DD3 <sup>Note 6</sup>	STOP	V <sub>DD</sub> = 5.0 V			1	20	μA
		mode	$V_{DD} = 5.0 V, T_A = -40$	to +70 °C		1	10	μA
> A/D converter operating current	IADC <sup>Note 7</sup>	$2.3 V \le AV_{RE}$	$F \leq V_{DD}$ , ADCE = 1			0.86	1.9	mA
Watchdog timer operating current	WDT <sup>Note 8</sup>	During 240 k operation	Hz internal low-speed c	scillation clock		5	10	μA
LVI operating current	LVI Note 9					9	18	μA

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)

- <R> Notes 1. Total current flowing into the internal power supply (VDD), including the peripheral operation current and the input leakage current flowing when the level of the input pin is fixed to VDD or VSS. However, the current flowing into the pull-up resistors and the output current of the port are not included.
- <R>
  2. Not including the operating current of the 8 MHz internal oscillator, 240 kHz internal oscillator, and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 3. When AMPH (bit 0 of clock operation mode select register (OSCCTL)) = 0.
- <R>
- **4.** Not including the operating current of the X1 oscillator, XT1 oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
- 5. Not including the operating current of the X1 oscillator, 8 MHz internal oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
- 6. Not including the operating current of the 240 kHz internal oscillator and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
- 7 Current flowing only to the A/D converter (AVREF). The current value of the 78K0/KD2 is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 8. Current flowing only to the watchdog timer, including the operating current of the 240 kHz internal oscillator. The current value of the 78K0/KD2 is the sum of IDD2 or IDD3 and IWDT when the watchdog timer operates in the HALT or STOP mode.
- **9.** Current flowing only to the LVI circuit. The current value of the 78K0/KD2 is the sum of IDD2 or IDD3 and ILVI when the LVI circuit operates in the HALT or STOP mode.

# **AC Characteristics**

(A) grade products

# (1) Basic operation


# (TA = -40 to +85°C, 1.8 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

	Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
	Instruction cycle (minimum	Тсү	Main system clock (fxp)	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.1		32	μs
	instruction execution time)		operation	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.2		32	μs
				$1.8~V \leq V_{\text{DD}} < 2.7~V$	0.4 <sup>Note 1</sup>		32	μs
			Subsystem clock (fsub) c	peration	114	122	125	μs
<r></r>	Peripheral hardware clock	<b>f</b> PRS	fprs = fxh	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20	MHz
	frequency		(XSEL = 1)	$2.7~V \leq V_{\text{DD}} < 4.0~V$			10	MHz
				$1.8~V \leq V_{\text{DD}} < 2.7~V$			5	MHz
			fprs = frh	$2.7~V \leq V_{\text{DD}} < 5.5~V$	7.6		8.4	MHz
			(XSEL = 0)	$1.8~V \leq V_{\text{DD}} < 2.7~V^{\text{Note 2}}$	7.6		10.4	MHz
	External main system clock	fexclk	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		1.0 <sup>Note 3</sup>		20.0	MHz
	frequency		$2.7~V \leq V_{\text{DD}} < 4.0~V$		1.0 <sup>Note 3</sup>		10.0	MHz
			$1.8~V \leq V_{\text{DD}} < 2.7~V$		1.0		5.0	MHz
<r></r>	External main system clock input	texclкн,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns
	high-level width, low-level width	<b>t</b> exclkl	$2.7~V \leq V_{\text{DD}} < 4.0~V$		48			ns
			$1.8~V \leq V_{\text{DD}} < 2.7~V$		96			ns
	External subsystem clock frequency	fexclks			32	32.768	35	kHz
<r></r>	External subsystem clock input high-level width, low-level width	texclksh, texclksl			12			μs
	TI000, TI010 input high-level width, low-level width	tтiнo, tтi∟o	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		2/f <sub>sam</sub> + 0.1 <sup>Note 4</sup>			μs
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$		2/f <sub>sam</sub> + 0.2 <sup>Note 4</sup>			μs
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$		2/f <sub>sam</sub> + 0.5 <sup>Note 4</sup>			μs
	TI50, TI51 input frequency	fTI5	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$				10	MHz
			$2.7~V \leq V_{\text{DD}} < 4.0~V$				10	MHz
			$1.8~V \leq V_{\text{DD}} < 2.7~V$				5	MHz
	TI50, TI51 input high-level width,	t⊤iн₅,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		50			ns
	low-level width	t⊤il5	$2.7~V \leq V_{\text{DD}} < 4.0~V$		50			ns
			$1.8~V \leq V_{\text{DD}} < 2.7~V$		100			ns
	Interrupt input high-level width, low-level width	tinth, tintl			1			μs
	Key interrupt input low-level width	<b>t</b> ĸĸ			250			ns
	RESET low-level width	trsl			10			μs

<R>


**Notes** 1. 0.38  $\mu$ s when operating with the 8 MHz internal oscillator.

- **2.** Characteristics of the main system clock frequency. Set the division clock to be set by a peripheral function to  $f_{RH/2}$  or less.
- 3. 2.0 MHz (MIN.) when using UART6 during on-board programming.
- 4. Selection of fsam = fPRS, fPRS/4, fPRS/256 is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000 valid edge as the count clock, fsam = fPRS.




**AC Timing Test Points** 

### External Main System Clock Timing, External Subsystem Clock Timing



User's Manual U17312EJ5V0UD



### (2) Serial interface

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD  $\leq$  5.5 V, AVREF  $\leq$  VDD, Vss = AVss = 0 V)

# (a) UART6 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

#### (b) UART0 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

<R> (c) IIC0

Parameter	Symbol	Conditions	6	Standa	rd Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fscL			0	100	0	400	kHz
Setup time of restart condition	tsu: STA			4.7	-	0.6	-	μs
Hold time <sup>Note 1</sup>	thd: STA			4.0	_	0.6	-	μs
Hold time when SCL0 = "L"	<b>t</b> LOW	Internal clock operation	on	4.7	_	1.3	_	μs
		EXSCL0 clock (6.4 MHz) operation		4.7	_	1.25	_	μs
Hold time when SCL0 = "H"	tніgн			4.0	-	0.6	-	μs
Data setup time (reception)	tsu: dat			250	-	100	-	ns
Data hold time (transmission) <sup>Note 2</sup>	thd: dat	fw = fxH/2 <sup>N</sup> or fw = fexsclo selected <sup>Note 3</sup>	DFC0 = 0	0	3.45	0	0.9 <sup>Note 4</sup>	μs
			DFC0 = 1	_	_	0	0.9 <sup>Note 6</sup>	μs
		$f_W = f_{RH}/2^N$	DFC0 = 0	0	3.45	0	1.05	μs
		selected <sup>Note 3</sup>	DFC0 = 1	_	-	0	1.184	μs
Setup time of stop condition	tsu: sto			4.0	-	0.6	_	μs
Bus free time	<b>t</b> BUF			4.7	_	1.3	-	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- 3. fw indicates the IIC0 transfer clock selected by the IICCL and IICX0 registers.
- 4. When  $fw \ge 4.4$  MHz is selected
- 5. When fw < 4.4 MHz is selected
- **6.** When  $fw \ge 5$  MHz is selected
- 7. When fw < 5 MHz is selected

# (d) CSI10 (master mode, SCK10... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tKCY1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	200			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	400			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	600			ns
SCK10 high-/low-level width	tкнı, tк∟ı	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	t <sub>KCY1</sub> /2 – 20 <sup>Note 1</sup>			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	tксү1/2 – 30 <sup>Note 1</sup>			ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	tkcy1/2 – 60 <sup>Note 1</sup>			ns
SI10 setup time (to SCK10↑)	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	70			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	100			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	190			ns
SI10 hold time (from SCK10↑)	tksi1		30			ns
Delay time from $\overline{SCK10}\downarrow$ to SO10 output	tkso1	$C = 50 \text{ pF}^{Note 2}$			40	ns

**Notes 1.** This value is when high-speed system clock (fxH) is used.

**2.** C is the load capacitance of the  $\overline{\text{SCK10}}$  and SO10 output lines.


# (e) CSI10 (slave mode, SCK10... external clock input)

Parameter	Symbol	C	onditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	<b>t</b> ксү2			400			ns
SCK10 high-/low-level width	tкн2, tк∟2			tксү2/2			ns
SI10 setup time (to $\overline{\text{SCK10}}$ )	tsik2			80			ns
SI10 hold time (from SCK10↑)	tksi2			50			ns
Delay time from $\overline{\text{SCK10}}\downarrow$ to	tĸso2	$C = 50 \text{ pF}^{Note}$	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			120	ns
SO10 output			$2.7~V \leq V_{\text{DD}} < 4.0~V$			120	ns
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			180	ns


**Note** C is the load capacitance of the SO10 output line.


### Serial Transfer Timing





CSI10:





# **A/D Converter Characteristics**

(TA = -40 to +85°C, 2.3 V  $\leq$  AVREF  $\leq$  VDD  $\leq$  5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				10	bit
Overall error <sup>Notes 1, 2</sup>	AINL	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±0.6	%FSR
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$			±1.2	%FSR
Conversion time	<b>t</b> CONV	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	6.1		36.7	μs
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$	12.2		36.7	μs
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$	27		66.6	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±0.6	%FSR
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$			±0.6	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Efs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±0.6	%FSR
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$			±0.6	%FSR
Integral non-linearity error <sup>Note 1</sup>	ILE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±2.5	LSB
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±4.5	LSB
		$2.3~V \leq AV_{\text{REF}} < 2.7~V$			±6.5	LSB
Differential non-linearity error Note 1	DLE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±1.5	LSB
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±2.0	LSB
		$2.3 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$			±2.0	LSB
Analog input voltage	VAIN		AVss		AVREF	V


**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

# 1.59 V POC Circuit Characteristics ( $T_A = -40$ to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		1.44	1.59	1.74	V
Power voltage rise inclination	tртн	$V_{\text{DD}}$ : 0 V $\rightarrow$ change inclination of $V_{\text{POC}}$	0.5			V/ms
Minimum pulse width	tpw		200			μs

### **POC Circuit Timing**




# Supply Voltage Rise Time ( $T_A = -40$ to $+85^{\circ}C$ , $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum time to rise to 1.8 V (V_DD (MIN.)) (V_DD: 0 V $\rightarrow$ 1.8 V)	<b>t</b> pup1	POCMODE (option byte) = 0, when RESET input is not used			3.6	ms
$\begin{array}{l} \mbox{Maximum time to rise to 1.8 V (V_{DD} (MIN.))} \\ \mbox{(releasing $\overline{\mbox{RESET}$ input $\rightarrow$ V_{DD}$: 1.8 V)} \end{array}$	tpup2	POCMODE (option byte) = 0, when RESET input is used			1.9	ms

# Supply Voltage Rise Time Timing

# $\bullet$ When $\overline{\text{RESET}}$ pin input is not used

# • When RESET pin input is used



# 2.7 V POC Circuit Characteristics (T<sub>A</sub> = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage on application of supply voltage	VDDPOC	POCMODE (option bye) = 1	2.50	2.70	2.90	V

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVIO		4.14	4.24	4.34	V
voltage		VLVI1		3.99	4.09	4.19	V
		VLVI2		3.83	3.93	4.03	V
		VLVI3		3.68	3.78	3.88	V
		VLVI4		3.52	3.62	3.72	V
		VLVI5		3.37	3.47	3.57	V
		VLVI6		3.22	3.32	3.42	V
		VLVI7		3.06	3.16	3.26	V
		VLVI8		2.91	3.01	3.11	V
		VLVI9		2.75	2.85	2.95	V
		VLVI10		2.60	2.70	2.80	V
		VLVI11		2.45	2.55	2.65	V
		VLVI12		2.29	2.39	2.49	V
		VLVI13		2.14	2.24	2.34	V
		VLVI14		1.98	2.08	2.18	V
		VLVI15		1.83	1.93	2.03	V
	External input pin <sup>Note 1</sup>	EXLVI	EXLVI < VDD, 1.8 V $\leq$ VDD $\leq$ 5.5 V	1.11	1.21	1.31	V
Minimum p	ulse width	t∟w		200			μs
Operation stabilization wait time <sup>Note 2</sup>		<b>t</b> lwait				10	μs


### LVI Circuit Characteristics (T<sub>A</sub> = -40 to +85°C, VPOC $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = 0 V)

Notes 1. The EXLVI/P120/INTP0 pin is used.

2. Time required from setting bit 7 (LVION) of the low-voltage detection register (LVIM) to 1 to operation stabilization

**Remark**  $V_{LVI(n-1)} > V_{LVIn}$ : n = 1 to 15


# **LVI Circuit Timing**



### Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	V

# **Note** The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



### **Flash Memory Programming Characteristics**

(TA = -40 to +85°C, 2.7 V  $\leq$  Vdd  $\leq$  5.5 V, AVREF  $\leq$  Vdd, Vss = AVss = 0 V)

### • Basic characteristics

Param	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
VDD supply current		ldd	f <sub>XP</sub> = 10 MHz (TYP.), 20 MHz (MAX.)		4.5	11.0	mA
Erase time <sup>Notes 1, 2</sup>	All block	Teraca			20	200	ms
	Block unit	Terasa			20	200	ms
Write time (in 8-bit	units) <sup>Note 1</sup>	Twrwa			10	100	μs
, ,		Cerwr	Retention: 15 years 1 erase + 1 write after erase = 1 rewrite <sup>Note 3</sup>	100			Times

<R>

- **Notes 1.** Characteristic of the flash memory. For the characteristic when a dedicated flash memory programmer, PG-FP4, is used and the rewrite time during self programming, see Tables 26-12 and 26-13.
  - 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
  - When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.

Remarks 1. fxp: Main system clock oscillation frequency

2. For serial write operation characteristics, refer to 78K0/Kx2 Flash Memory Programming (Programmer) Application Note (U17739E).

# <R> CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: TA = -40 to +110°C)

# Target products: μ PD78F0521(A2), 78F0522(A2), 78F0523(A2), 78F0524(A2), 78F0525(A2), 78F0526(A2), 78F0527(A2)

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	VDD			-0.5 to +6.5	V
	Vss			-0.5 to +0.3	V
	AVREF			-0.5 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
	AVss			-0.5 to +0.3	V
REGC pin input voltage	VIREGC			–0.5 to +3.6 and $\leq V_{\text{DD}}$	V
Input voltage	VI1	P30 to P33, P40	0 to P17, P20 to P27, 0, P41, P70 to P77, P140, X1, X2, XT1, XT2, 0	$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
	VI2	P60 to P63 (N-c	ch open drain)	-0.3 to +6.5	V
Output voltage	Vo			$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
Analog input voltage	Van	ANI0 to ANI7		$-0.3$ to $AV_{\text{REF}}$ + $0.3^{\text{Note}}$ and $-0.3$ to $V_{\text{DD}}$ + $0.3^{\text{Note}}$	V
Output current, high	Іон	Per pin	P00 to P03, P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, P130, P140	-10	mA
		Total of all pins –80 mA	P00 to P03, P40, P41, P120, P130, P140	-25	mA
			P10 to P17, P30 to P33, P70 to P77	-55	mA
		Per pin	P20 to P27	-0.5	mA
		Total of all pins	<u> </u>	-2	mA
		Per pin	P121 to P124	-1	mA
		Total of all pins		-4	mA

# Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Note Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

# (A2) grade products: $T_A = -40$ to +110°C

## Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	Iol	Per pin	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P130, P140	30	mA
		Total of all pins 200 mA	P00 to P03, P40, P41, P120, P130, P140	60	mA
			P10 to P17, P30 to P33, P60 to P63, P70 to P77	140	mA
		Per pin	P20 to P27	1	mA
		Total of all pins		5	mA
		Per pin	P121 to P124	4	mA
		Total of all pins		10	mA
Operating ambient temperature	Та			-40 to +110	°C
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

### (A2) grade products: $T_A = -40$ to +110°C

# X1 Oscillator Characteristics

### $(T_A = -40 \text{ to } +110^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	Vss X1 X2	X1 clock oscillation	$4.0 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1.0 <sup>Note 2</sup>		20.0	MHz
		frequency (fx) <sup>Note 1</sup>	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$	1.0 <sup>Note 2</sup>		10.0	
Crystal resonator	Vss X1 X2	X1 clock oscillation	$4.0 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1.0 <sup>Note 2</sup>		20.0	MHz
		frequency (fx) <sup>Note 1</sup>	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$	1.0 <sup>Note 2</sup>		10.0	

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. It is 2.0 MHz (MIN.) when programming on the board via UART6.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

### **Internal Oscillator Characteristics**

### $(T_A = -40 \text{ to } +110^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
8 MHz internal oscillator	Internal high-speed	RSTS = 1	7.6	8.0	8.4	MHz
	oscillation clock frequency $(f_{\text{RH}})^{\text{Note}}$	RSTS = 0	2.48	5.6	9.86	MHz
240 kHz internal oscillator	Internal low-speed oscillation clock frequency (f <sub>RL</sub> )		216	240	264	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Remark RSTS: Bit 7 of the internal oscillation mode register (RCM))

### **XT1 Oscillator Characteristics**

### $(T_A = -40 \text{ to } +110^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 C3 - 777	XT1 clock oscillation frequency (fx⊤) <sup>Note</sup>		32	32.768	35	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

### DC Characteristics (1/4)

### (TA = -40 to +110°C, 2.7 V $\leq$ Vdd $\leq$ 5.5 V, AVREF $\leq$ Vdd, Vss = AVss = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P03, P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, P130, P140	$\frac{4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}}{2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}}$			-2.5 -2.0	mA mA
		Total of P00 to P03, P40, P41,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-7.5	mA
		P120, P130, P140 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-6.0	mA
		Total of P10 to P17, P30 to P33,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-12.5	mA
		P70 to P77 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-10.0	mA
		Total of all pins <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-16.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-14.0	mA
	Іон2	Per pin for P20 to P27	AVREF = VDD			-0.1	mA
		Per pin for P121 to P124				-0.1	mA
Output current, low <sup>Note 2</sup>	IOL1	Per pin for P00 to P03,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			5.0	mA
		P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, P130, P140	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$			3.0	mA
		Per pin for P60 to P63	$4.0~V \le V_{\text{DD}} \le 5.5~V$			10.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			3.0	mA
		Total of P00 to P03, P40, P41,	$4.0~V \le V_{\text{DD}} \le 5.5~V$			13.0	mA
		P120, P130, P140 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			10.0	mA
		Total of P10 to P17, P30 to P33,	$4.0~V \le V_{\text{DD}} \le 5.5~V$			25.0	mA
		P60 to P63, P70 to P77 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			20.0	mA
		Total of all pins <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			38.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			30.0	mA
	IOL2	Per pin for P20 to P27	AVREF = VDD			0.4	mA
		Per pin for P121 to P124				0.4	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from VDD to an output pin.

- 2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.
- **3.** Specification under conditions where the duty factor is 70% (time for which current is output is  $0.7 \times t$  and time for which current is not output is  $0.3 \times t$ , where t is a specific time). The total output current of the pins at a duty factor of other than 70% can be calculated by the following expression.
  - Where the duty factor of IoH is n%: Total output current of pins =  $(IOH \times 0.7)/(n \times 0.01)$ 
    - <Example> Where the duty factor is 50%, Iон = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(50 \times 0.01) = 14.0 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

# DC Characteristics (2/4)

# (TA = -40 to +110°C, 2.7 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P02, P03, P12, P13, P15, F	240, P41, P121 to P124	0.7Vdd		VDD	V
	VIH2	P00, P01, P10, P11, P14, F P70 to P77, P120, P140, E		0.8Vdd		Vdd	V
	VIH3	P20 to P27	AVREF = VDD	0.7AVREF		AVREF	V
	VIH4	P60-P63		0.7V <sub>DD</sub>		6.0	V
Input voltage, low	VIL1	P02, P03, P12, P13, P15, F P121 to P124	0		0.3Vdd	V	
	VIL2		0		0.2V <sub>DD</sub>	V	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	AVREF = VDD	0		0.3AV <sub>REF</sub>	V		
Output voltage, high	V <sub>OH1</sub>	, , ,	4.0 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, Іон1 = -2.5 mA	Vdd - 0.7			V
		, , ,	2.7 V $\leq$ V <sub>DD</sub> < 4.0 V, Іон1 = -2.0 mA	Vdd - 0.5			V
	V <sub>OH2</sub>	P20 to P27	AV <sub>REF</sub> = V <sub>DD</sub> , Ioh2 = $-100 \mu$ A	$V_{\text{DD}} - 0.5$			V
		P121 to P124	Іон2 = -100 <i>µ</i> А	$V_{\text{DD}}-0.5$			V
Output voltage, low	Vol1	P00 to P03, P10 to P17, P30 to P33, P40, P41,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 5.0 \ \text{mA} \end{array} \end{array} \label{eq:VDD}$			0.7	V
Vi       Vi       Nutput voltage, low       Vi       Vi		P70 to P77, P120, P130, P140	$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ I_{OL1} = 3.0 \ mA \end{array} \label{eq:VDD}$			0.7	V
	Vol2	P20 to P27	$AV_{REF} = V_{DD},$ $I_{OL2} = 0.4 \text{ mA}$			0.4	V
		P121 to P124	Iон2 = 0.4 mA			0.4	V
	Vol3	P60 to P63	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 10.0 \text{ mA}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ I_{OL1} = 3.0 \ mA \end{array} \label{eq:VDD}$			0.4	V
			$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 3.0 \text{ mA}$			0.6	V

(A2) grade products:  $T_A = -40$  to +110°C

# DC Characteristics (3/4)

# (TA = -40 to +110°C, 2.7 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Condi	tions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішні	P00 to P03, P10 to P17,       VI = VDD         P30 to P33, P40, P41,       P30 to P63, P70 to P77,         P120, P140,       FLMD0, RESET				3	μA	
	Ілна	P20 to P27	VI = AVR	ef = Vdd			3	μA
	Іцнз	P121 to 124					3	μA
		(X1, X2, XT1, XT2)		OSC mode			20	μA
Input leakage current, low	ILIL1	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P140, FLMD0, RESET	VI = Vss				-3	μA
	Ilil2	P20 to P27	VI = Vss,	AVREF = VDD			-3	μA
	ILIL3	P121 to 124	VI = Vss	I/O port mode			-3	μA
		(X1, X2, XT1, XT2)		OSC mode			-20	μA
Pull-up resistor	Rυ	VI = Vss			10	20	100	kΩ
FLMD0 supply voltage	Vı∟	In normal operation mode	normal operation mode		0		0.2V <sub>DD</sub>	V
	VIH	In self-programming mode			0.8Vdd		VDD	V

(A2) grade products: T<sub>A</sub> = -40 to +110°C

# DC Characteristics (4/4)

(TA = -40 to +110°C, 2.7 V  $\leq$  Vdd  $\leq$  5.5 V, AVREF  $\leq$  Vdd, Vss = AVss = 0 V)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	IDD1	Operating	$f_{XH} = 20 \text{ MHz}^{Note 2},$	Square wave input		3.2	7.2	mA
		mode	$V_{DD} = 5.0 V$	Resonator connection		4.5	9.0	mA
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.6	3.7	mA
			$V_{DD} = 5.0 V$	Resonator connection		2.3	5.1	mA
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.5	3.6	mA
			$V_{DD} = 3.0 V$	Resonator connection		2.2	4.2	mA
			$f_{XH} = 5 \text{ MHz}^{\text{Notes 2, 3}},$	Square wave input		0.9	2.1	mA
			$V_{DD} = 3.0 V$	Resonator connection		1.3	2.6	mA
			$f_{RH} = 8 \text{ MHz}^{Note 4}, V_{DD} =$	5.0 V		1.4	3.3	mA
			fsuв = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		6	93	μA
			$V_{DD} = 5.0 V$	Resonator connection		15	100	μA
	IDD2	HALT mode	$f_{XH} = 20 \text{ MHz}^{Note 2},$	Square wave input		0.8	3.4	mA
			$V_{DD} = 5.0 V$	Resonator connection		2.0	5.8	mA
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.4	1.7	mA
			$V_{DD} = 5.0 V$	Resonator connection		1.0	3.2	mA
			$f_{XH} = 5 \text{ MHz}^{\text{Notes 2, 3}},$	Square wave input		0.2	0.85	mA
			$V_{DD} = 3.0 V$	Resonator connection		0.5	1.5	mA
			$f_{RH} = 8 \text{ MHz}^{Note 4}, V_{DD} =$	5.0 V		0.4	1.6	mA
			fsuв = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		3.0	89	μA
			$V_{DD} = 5.0 V$	Resonator connection		12	93	μA
		STOP	$V_{DD} = 5.0 V$			1	60	μA
		mode	$V_{DD} = 5.0 V, T_{A} = -40$	to +70 °C		1	10	μA
A/D converter operating current	ADC <sup>Note 7</sup>	2.7 V ≤ AVRE	= ≤ V <sub>DD</sub> , ADCE = 1		0.86	2.5	mA	
Watchdog timer operating current	WDT <sup>Note 8</sup>	During 240 k operation	Hz internal low-speed c	scillation clock		5	13	μA
LVI operating current	LVI <sup>Note 9</sup>					9	24	μA

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)

- **Notes 1.** Total current flowing into the internal power supply (VDD), including the peripheral operation current and the input leakage current flowing when the level of the input pin is fixed to VDD or VSS. However, the current flowing into the pull-up resistors and the output current of the port are not included.
  - 2. Not including the operating current of the 8 MHz internal oscillator, 240 kHz internal oscillator, and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - **3.** When AMPH (bit 0 of clock operation mode select register (OSCCTL)) = 0.
  - 4. Not including the operating current of the X1 oscillator, XT1 oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 5. Not including the operating current of the X1 oscillator, 8 MHz internal oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 6. Not including the operating current of the 240 kHz internal oscillator and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 7 Current flowing only to the A/D converter (AVREF). The current value of the 78K0/KD2 is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
  - 8. Current flowing only to the watchdog timer, including the operating current of the 240 kHz internal oscillator. The current value of the 78K0/KD2 is the sum of IDD2 or IDD3 and IWDT when the watchdog timer operates in the HALT or STOP mode.
  - **9.** Current flowing only to the LVI circuit. The current value of the 78K0/KD2 is the sum of IDD2 or IDD3 and ILVI when the LVI circuit operates in the HALT or STOP mode.

(A2) grade products: T<sub>A</sub> = -40 to +110°C

### **AC Characteristics**

# (1) Basic operation


# (TA = -40 to +110°C, 2.7 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Cone	ditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system clock (fxp)	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.1		32	μs
instruction execution time)		operation	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.2		32	μs
		Subsystem clock (fsub) c	operation	114	122	125	μs
Peripheral hardware clock	fprs	fprs = fxh	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20	MHz
frequency		(XSEL = 1)	$2.7~V \leq V_{\text{DD}} < 4.0~V$			10	MHz
		fprs = frн (XSEL = 0)	$2.7~V \leq V_{\text{DD}} < 5.5~V$	7.6		8.4	MHz
External main system clock	fexclk	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		1.0 <sup>Note 3</sup>		20.0	MHz
frequency		$2.7~V \leq V_{\text{DD}} < 4.0~V$		1.0 <sup>Note 3</sup>		10.0	MHz
External main system clock input	texclkh,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns
high-level width, low-level width	<b>t</b> exclkl	$2.7~V \leq V_{\text{DD}} < 4.0~V$		48			ns
External subsystem clock frequency	fexclks			32	32.768	35	kHz
External subsystem clock input high-level width, low-level width	texclksh, texclksl			12			μs
TI000, TI010 input high-level width, low-level width	tтiнo, tтi∟o	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		2/f <sub>sam</sub> + 0.1 <sup>Note 4</sup>			μs
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$		2/f <sub>sam</sub> + 0.2 <sup>Note 4</sup>			μs
TI50, TI51 input frequency	fтıs					10	MHz
TI50, TI51 input high-level width, low-level width	t⊤iH5, t⊤iL5			50			ns
Interrupt input high-level width, low-level width	tinth, tintl			1			μs
Key interrupt input low-level width	<b>t</b> KR			250			ns
RESET low-level width	trsl			10			μs

Notes 1. 2.0 MHz (MIN.) when using UART6 during on-board programming.

 Selection of fsam = fPRS, fPRS/4, fPRS/256 is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000 valid edge as the count clock, fsam = fPRS.


### (A2) grade products: $T_A = -40$ to +110°C




### Tcy vs. VDD (Main System Clock Operation)


(A2) grade products:  $T_A = -40$  to +110°C

**AC Timing Test Points** 



External Main System Clock Timing, External Subsystem Clock Timing





### (2) Serial interface

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

### (a) UART6 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

### (b) UART0 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

# (c) IIC0

Parameter	Symbol	Condition	S	Standar	rd Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fsc∟			0	100	0	400	kHz
Setup time of restart condition	tsu: STA			4.7	_	0.6	_	μs
Hold time <sup>Note 1</sup>	thd: STA			4.0	_	0.6	_	μs
Hold time when SCL0 = "L"	t∟ow	Internal clock operation	on	4.7	-	1.3	_	μs
		EXSCL0 clock (6.4 M operation	lHz)	4.7	_	1.25	_	μs
Hold time when SCL0 = "H"	tніgн			4.0	-	0.6	-	μs
Data setup time (reception)	tsu: dat			250	-	100	_	ns
Data hold time (transmission) <sup>Note 2</sup>	thd: dat	$f_W = f_{XH}/2^N \text{ or } f_W =$	DFC0 = 0	0	3.45	0	0.9 <sup>Note 4</sup>	μs
		fexsclo selected <sup>Note 3</sup>					1.00 <sup>Note 5</sup>	
			DFC0 = 1	_	-	0	0.9 <sup>Note 6</sup>	μs
							1.125 <sup>Note 7</sup>	
		$f_W = f_{RH}/2^N$	DFC0 = 0	0	3.45	0	1.05	μs
		selected <sup>Note 3</sup>	DFC0 = 1	_	-	0	1.184	μs
Setup time of stop condition	tsu: sto			4.0	_	0.6	_	μs
Bus free time	<b>t</b> BUF			4.7	_	1.3	_	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- 3. fw indicates the IIC0 transfer clock selected by the IICCL and IICX0 registers.
- **4.** When  $fw \ge 4.4$  MHz is selected
- **5.** When fw < 4.4 MHz is selected
- **6.** When  $f_W \ge 5$  MHz is selected
- 7. When fw < 5 MHz is selected

# (d) CSI10 (master mode, SCK10... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tKCY1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	200			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	400			ns
SCK10 high-/low-level width	tкнı, tк∟ı	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2 – 20 <sup>Note 1</sup>			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	tксү1/2 – 30 <sup>Note 1</sup>			ns
SI10 setup time (to SCK10↑)	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	70			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	100			ns
SI10 hold time (from $\overline{\text{SCK10}}$ )	tksii		30			ns
Delay time from $\overline{\text{SCK10}}\downarrow$ to SO10 output	tkso1	$C = 50 \text{ pF}^{Note 2}$			40	ns

**Notes 1.** This value is when high-speed system clock (fxH) is used.


**2.** C is the load capacitance of the  $\overline{SCK10}$  and SO10 output lines.

# (e) CSI10 (slave mode, SCK10... external clock input)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	<b>t</b> кСY2		400			ns
SCK10 high-/low-level width	tкн2,		tксү2/2			ns
	tĸl2					
SI10 setup time (to $\overline{\text{SCK10}}$ )	tsik2		80			ns
SI10 hold time (from SCK10↑)	tĸsı2		50			ns
Delay time from $\overline{SCK10}\downarrow$ to SO10 output	tkso2	C = 50 pF <sup>Note</sup>			120	ns


**Note** C is the load capacitance of the SO10 output line.

#### Serial Transfer Timing



CSI10:





## **A/D Converter Characteristics**

## (TA = -40 to +110°C, 2.7 V $\leq$ AVREF $\leq$ VDD $\leq$ 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				10	bit
Overall error <sup>Notes 1, 2</sup>	AINL	$4.0 \text{ V} \le \text{AV}_{\text{REF}} \le 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \text{ V} \leq AV_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
Conversion time	<b>t</b> CONV	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	6.1		36.7	μs
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$	12.2		36.7	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Efs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
Integral non-linearity error <sup>Note 1</sup>	ILE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±2.5	LSB
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±4.5	LSB
Differential non-linearity error Note 1	DLE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±1.5	LSB
		$2.7 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VAIN		AVss		AVREF	V


**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

## 1.59 V POC Circuit Characteristics (T<sub>A</sub> = -40 to +110°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		1.44	1.59	1.74	v
Power voltage rise inclination	tртн	$V_{\text{DD}}$ : 0 V $\rightarrow$ change inclination of $V_{\text{POC}}$	0.5			V/ms
Minimum pulse width	tpw		200			μs

#### **POC Circuit Timing**




#### Supply Voltage Rise Time ( $T_A = -40$ to $+110^{\circ}C$ , $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum time to rise to 1.8 V (V_{DD} (MIN.)) (V_{DD}: 0 V $\rightarrow$ 2.7 V)	tpup1	POCMODE (option byte) = 0, when RESET input is not used			3.6	ms
$\begin{array}{l} \mbox{Maximum time to rise to 1.8 V (V_{DD} (MIN.))} \\ \mbox{(releasing $\overline{\mbox{RESET}}$ input $\rightarrow$ V_{DD}$: 2.7 V)} \end{array}$	tpup2	POCMODE (option byte) = 0, when RESET input is used			1.9	ms

## Supply Voltage Rise Time Timing

## • When RESET pin input is not used

## • When RESET pin input is used



## 2.7 V POC Circuit Characteristics (T<sub>A</sub> = -40 to +110°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage on application of supply voltage	VDDPOC	POCMODE (option bye) = 1	2.50	2.70	2.90	V

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVIO		4.14	4.24	4.34	V
voltage		VLVI1		3.99	4.09	4.19	V
		VLVI2		3.83	3.93	4.03	V
		<b>V</b> LVI3		3.68	3.78	3.88	V
		VLVI4		3.52	3.62	3.72	V
		VLVI5		3.37	3.47	3.57	V
		VLVI6		3.22	3.32	3.42	V
		VLVI7		3.06	3.16	3.26	V
		VLVI8		2.91	3.01	3.11	V
		VLVI9		2.75	2.85	2.95	V
	External input pin <sup>Note 1</sup>	EXLVI	$\text{EXLVI} < \text{V}_{\text{DD}},  2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.11	1.21	1.31	V
Minimum pu	lse width	t∟w		200			μs
Operation st	abilization wait time <sup>Note 2</sup>	<b>t</b> lwait				10	μs


#### LVI Circuit Characteristics (T<sub>A</sub> = -40 to +110°C, VPOC $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = 0 V)

#### Notes 1. The EXLVI/P120/INTP0 pin is used.

2. Time required from setting bit 7 (LVION) of the low-voltage detection register (LVIM) to 1 to operation stabilization

**Remark**  $V_{LVI(n-1)} > V_{LVIn}$ : n = 1 to 9


## **LVI Circuit Timing**



#### Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +110°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	V

# **Note** The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



#### **Flash Memory Programming Characteristics**

## (TA = -40 to +110°C, 2.7 V $\leq$ Vdd $\leq$ 5.5 V, AVREF $\leq$ Vdd, Vss = AVss = 0 V)

#### Basic characteristics

Param	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
VDD supply current		ldd	f <sub>xP</sub> = 10 MHz (TYP.), 20 MHz (MAX.)		4.5	14.0	mA
Erase time <sup>Notes 1, 2</sup>	All block Teraca				20	200	ms
	Block unit	Terasa			20	200	ms
Write time (in 8-bit	e time (in 8-bit units) <sup>Note 1</sup> T <sub>wrwa</sub>				10	100	μs
Number of rewrites per chip		Cerwr	Retention: 15 years 1 erase + 1 write after erase = 1 rewrite <sup>Note 3</sup>	100			Times

- **Notes 1.** Characteristic of the flash memory. For the characteristic when a dedicated flash memory programmer, PG-FP4, is used and the rewrite time during self programming, see Tables 26-12 and 26-13.
  - 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
  - When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.

Remarks 1. fxp: Main system clock oscillation frequency

2. For serial write operation characteristics, refer to 78K0/Kx2 Flash Memory Programming (Programmer) Application Note (U17739E).

## CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: TA = -40 to +125°C)

# Target products: μ PD78F0521(A2), 78F0522(A2), 78F0523(A2), 78F0524(A2), 78F0525(A2), 78F0526(A2), 78F0527(A2)

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	VDD			-0.5 to +6.5	V
	Vss			-0.5 to +0.3	V
	AVREF			$-0.5$ to V <sub>DD</sub> + $0.3^{Note}$	V
	AVss			-0.5 to +0.3	V
REGC pin input voltage	VIREGC			–0.5 to +3.6 and $\leq V_{\text{DD}}$	V
Input voltage	vult voltage         VI1         P00 to P03, P10 to P17, P20 to P27, P30 to P33, P40, P41, P70 to P77, P120 to P124, P140, X1, X2, XT1, XT2, RESET, FLMD0           VI2         P60 to P63 (N-ch open drain)		D, P41, P70 to P77, P140, X1, X2, XT1, XT2,	$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
	VI2	P60 to P63 (N-c	ch open drain)	-0.3 to +6.5	V
Output voltage	Vo			$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
Analog input voltage	Van	ANI0 to ANI7		$-0.3$ to AV <sub>REF</sub> + $0.3^{Note}$ and $-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
Output current, high	Іон	Per pin	P00 to P03, P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, P130, P140	-10	mA
		Total of all pins –80 mA	P00 to P03, P40, P41, P120, P130, P140	-25	mA
			P10 to P17, P30 to P33, P70 to P77	-55	mA
		Per pin	P20 to P27	-0.5	mA
		Total of all pins		-2	mA
		Per pin	P121 to P124	-1	mA
		Total of all pins		-4	mA

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Note Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

<R>

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	lol	Per pin	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P130, P140	30	mA
		Total of all pins 200 mA	P00 to P03, P40, P41, P120, P130, P140	60	mA
			P10 to P17, P30 to P33, P60 to P63, P70 to P77	140	mA
		Per pin	P20 to P27	1	mA
		Total of all pins		5	mA
		Per pin	P121 to P124	4	mA
		Total of all pins		10	mA
Operating ambient temperature	Та			-40 to +125	°C
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

#### **X1 Oscillator Characteristics**

 $(T_A = -40 \text{ to } +125^{\circ}C, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = AV_{SS} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	or Vss X1 X2 o	X1 clock oscillation	$4.0 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1.0 <sup>Note 2</sup>		20.0	MHz
		frequency (fx) <sup>Note 1</sup>	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$	1.0 <sup>Note 2</sup>		10.0	
Crystal resonator	Vss X1 X2	X1 clock oscillation	$4.0 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1.0 <sup>Note 2</sup>		20.0	MHz
		frequency (fx) <sup>Note 1</sup>	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$	1.0 <sup>Note 2</sup>		10.0	

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. It is 2.0 MHz (MIN.) when programming on the board via UART6.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

#### **Internal Oscillator Characteristics**

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
8 MHz internal oscillator	Internal high-speed	RSTS = 1	7.6	8.0	8.4	MHz
	oscillation clock frequency $(f_{\text{RH}})^{\text{Note}}$	RSTS = 0	2.48	5.6	9.86	MHz
240 kHz internal oscillator	Internal low-speed oscillation clock frequency (f <sub>RL</sub> )		216	240	264	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Remark RSTS: Bit 7 of the internal oscillation mode register (RCM))

#### **XT1 Oscillator Characteristics**

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	V <sub>55</sub> XT2 XT1 Rd C4 C3 - 777	XT1 clock oscillation frequency (fx⊤) <sup>Note</sup>		32	32.768	35	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

## DC Characteristics (1/4)

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P03, P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, P130, P140	$\frac{4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}}{2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}}$			-1.5 -1.0	mA mA
		Total of P00 to P03, P40, P41,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-6.0	mA
		P120, P130, P140 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-4.0	mA
		Total of P10 to P17, P30 to P33,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-10.0	mA
		P70 to P77 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-8.0	mA
		Total of all pins <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-14.0	mA
Іона			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-12.0	mA
	Іон2	Per pin for P20 to P27	$AV_{REF} = V_{DD}$			-0.1	mA
		Per pin for P121 to P124				-0.1	mA
Output current, low <sup>Note 2</sup>	IOL1	Per pin for P00 to P03,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			4.0	mA
		P10 to P17, P30 to P33, P40, P41, P70 to P77, P120, P130, P140	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$			2.0	mA
		Per pin for P60 to P63	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			8.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			2.0	mA
		Total of P00 to P03, P40, P41,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			10.0	mA
		P120, P130, P140 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			8.0	mA
		Total of P10 to P17, P30 to P33,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20.0	mA
		P60 to P63, P70 to P77 <sup>Note 3</sup>	$2.7~V \leq V_{\text{DD}} < 4.0~V$			16.0	mA
		Total of all pins <sup>Note 3</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		I	30.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			24.0	mA
	IOL2	Per pin for P20 to P27	AVREF = VDD			0.4	mA
		Per pin for P121 to P124				0.4	mA

**Notes 1.** Value of current at which the device operation is guaranteed even if the current flows from VDD to an output pin.

- 2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.
- **3.** Specification under conditions where the duty factor is 70% (time for which current is output is  $0.7 \times t$  and time for which current is not output is  $0.3 \times t$ , where t is a specific time). The total output current of the pins at a duty factor of other than 70% can be calculated by the following expression.
  - Where the duty factor of IoH is n%: Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$ <Example> Where the duty factor is 50%, IoH = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(50 \times 0.01) = 14.0$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

## DC Characteristics (2/4)

## (TA = -40 to +125°C, 2.7 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P02, P03, P12, P13, P15, P	240, P41, P121 to P124	0.7V <sub>DD</sub>		VDD	V
	VIH2	P00, P01, P10, P11, P14, F P70 to P77, P120, P140, E2		0.8VDD		Vdd	V
	VIH3	P20 to P27	AVREF = VDD	0.7AVREF		AVREF	V
	VIH4	P60-P63		0.7Vdd		6.0	V
Input voltage, low	VIL1	P02, P03, P12, P13, P15, F P121 to P124	0		0.3Vdd	V	
ViL2	VIL2	P00, P01, P10, P11, P14, F P70 to P77, P120, P140, E2	0		0.2V <sub>DD</sub>	V	
	VIL3	P20 to P27	AVREF = VDD	0		0.3AV <sub>REF</sub>	V
Output voltage, high Vон1	Voh1	P00 to P03, P10 to P17, P30 to P33, P40, P41,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$	$V_{\text{DD}} - 0.7$			V
		P70 to P77, P120, P130, P140	2.7 V $\leq$ V <sub>DD</sub> < 4.0 V, Іон1 = -1.0 mA	$V_{\text{DD}}-0.5$			V
	Voh2	P20 to P27	AV <sub>REF</sub> = V <sub>DD</sub> , Ioh2 = $-100 \mu$ A	$V_{\text{DD}}-0.5$			V
		P121 to P124	Іон2 = -100 <i>µ</i> А	$V_{\text{DD}}-0.5$			V
Output voltage, low	Vol1	P00 to P03, P10 to P17, P30 to P33, P40, P41,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 4.0 \ \text{mA} \end{array} \end{array} \label{eq:VDD}$			0.7	V
		P70 to P77, P120, P130, P140	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 2.0 \text{ mA}$			0.7	V
	Vol2	P20 to P27	$AV_{REF} = V_{DD},$ $I_{OL2} = 0.4 \text{ mA}$			0.4	V
		P121 to P124	Iон2 = 0.4 mA			0.4	V
	Vol3	P60 to P63	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Iol1 = 8.0 mA			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 2.0 \ \text{mA} \end{array} \end{array} \label{eq:VDD}$			0.6	V
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V},$ $I_{\text{OL1}} = 2.0 \text{ mA}$			0.6	V

## DC Characteristics (3/4)

(TA = -40 to +125°C, 2.7 V  $\leq$  Vdd  $\leq$  5.5 V, AVREF  $\leq$  Vdd, Vss = AVss = 0 V)

Parameter	Symbol	Condi	tions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Цінт	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P140, FLMD0, RESET	VI = VDD				5	μA
	Ілна	P20 to P27	$V_{I} = AV_{REF} = V_{DD}$				5	μA
	Іцнз	P121 to 124	$V_{\text{I}} = V_{\text{DD}}$	I/O port mode			5	μA
		(X1, X2, XT1, XT2)		OSC mode			20	μA
Input leakage current, low	ILIL1	P00 to P03, P10 to P17, P30 to P33, P40, P41, P60 to P63, P70 to P77, P120, P140, FLMD0, RESET	VI = VSS				-5	μA
	Ilil2	P20 to P27	VI = Vss,	VI = VSS, AVREF = VDD			-5	μA
	Ililis	P121 to 124	$V_{I} = V_{SS}$	I/O port mode			-5	μA
		(X1, X2, XT1, XT2)		OSC mode			-20	μA
Pull-up resistor	R∪	VI = Vss			10	20	100	kΩ
FLMD0 supply voltage	Vı∟	In normal operation mode			0		0.2V <sub>DD</sub>	V
VIH		In self-programming mode	0.8Vdd		VDD	V		

## DC Characteristics (4/4)

## (TA = -40 to +125°C, 2.7 V $\leq$ VDD $\leq$ 5.5 V, AVREF $\leq$ VDD, VSS = AVSS = 0 V)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	IDD1	Operating	fхн = 20 MHz <sup>Note 2</sup> ,	Square wave input		3.2	8.3	mA
		mode	$V_{DD} = 5.0 V$	Resonator connection		4.5	10.5	mA
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.6	4.2	mA
			$V_{DD} = 5.0 V$	Resonator connection		2.3	5.9	mA
			fхн = 10 MHz <sup>Notes 2, 3</sup> ,	Square wave input		1.5	4.1	mA
			$V_{DD} = 3.0 V$	Resonator connection		2.2	4.8	mA
			$f_{XH} = 5 \text{ MHz}^{\text{Notes 2, 3}},$	Square wave input		0.9	2.4	mA
			VDD = 3.0 V	Resonator connection		1.3	3.0	mA
			$f_{\text{RH}} = 8 \text{ MHz}^{\text{Note 4}}, \text{ Vdd} = 5.0 \text{ V}$			1.4	3.8	mA
			fsuв = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		6	138	μA
			V <sub>DD</sub> = 5.0 V	Resonator connection		15	145	μA
	IDD2	HALT mode	fхн = 20 MHz <sup>Note 2</sup> ,	Square wave input		0.8	3.9	mA
		$V_{DD} = 5.0 V$	Resonator connection		2.0	6.6	mA	
			$f_{XH} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.4	2.0	mA
			$V_{DD} = 5.0 V$	Resonator connection		1.0	3.6	mA
			$f_{XH} = 5 \text{ MHz}^{\text{Notes 2, 3}},$	Square wave input		0.2	1.0	mA
			VDD = 3.0 V	Resonator connection		0.5	1.7	mA
			$f_{\text{RH}} = 8 \text{ MHz}^{\text{Note 4}}, \text{ V}_{\text{DD}} = 5.0 \text{ V}$			0.4	1.8	mA
			fsuв = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		3.0	133	μA
			$V_{DD} = 5.0 V$	Resonator connection		12	138	μA
	DD3 <sup>Note 6</sup>	STOP	V <sub>DD</sub> = 5.0 V			1	100	μA
		mode	$V_{DD} = 5.0 V, T_A = -40$	to +70 °C		1	10	μA
A/D converter operating current	IADC <sup>Note 7</sup>	2.7 V ≤ AV <sub>RE</sub>	$2.7 \text{ V} \le \text{AV}_{\text{REF}} \le \text{V}_{\text{DD}}, \text{ ADCE} = 1$			0.86	2.9	mA
Watchdog timer operating current	WDT <sup>Note 8</sup>	During 240 k operation	40 kHz internal low-speed oscillation clock n			5	15	μA
LVI operating current	LVI <sup>Note 9</sup>					9	27	μA

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)

- **Notes 1.** Total current flowing into the internal power supply (VDD), including the peripheral operation current and the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. However, the current flowing into the pull-up resistors and the output current of the port are not included.
  - 2. Not including the operating current of the 8 MHz internal oscillator, 240 kHz internal oscillator, and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - **3.** When AMPH (bit 0 of clock operation mode select register (OSCCTL)) = 0.
  - 4. Not including the operating current of the X1 oscillator, XT1 oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 5. Not including the operating current of the X1 oscillator, 8 MHz internal oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 6. Not including the operating current of the 240 kHz internal oscillator and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 7 Current flowing only to the A/D converter (AVREF). The current value of the 78K0/KD2 is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
  - 8. Current flowing only to the watchdog timer, including the operating current of the 240 kHz internal oscillator. The current value of the 78K0/KD2 is the sum of IDD2 or IDD3 and IWDT when the watchdog timer operates in the HALT or STOP mode.
  - **9.** Current flowing only to the LVI circuit. The current value of the 78K0/KD2 is the sum of IDD2 or IDD3 and ILVI when the LVI circuit operates in the HALT or STOP mode.

## AC Characteristics


## (1) Basic operation

(TA = -40 to +125°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, AVREF  $\leq$  VDD, VSS = AVSS = 0 V)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main system clock (fxp)	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.1		32	μs
instruction execution time)		operation	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.2		32	μs
		Subsystem clock (fsub) c	operation	114	122	125	μs
Peripheral hardware clock	<b>f</b> PRS	fprs = fxH	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20	MHz
frequency		(XSEL = 1)	$2.7~V \leq V_{\text{DD}} < 4.0~V$			10	MHz
		fprs = frн (XSEL = 0)	$2.7~V \leq V_{\text{DD}} < 5.5~V$	7.6		8.46	MHz
External main system clock	<b>f</b> exclk	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		1.0 <sup>Note 3</sup>		20.0	MHz
frequency		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}$ 1.		1.0 <sup>Note 3</sup>		10.0	MHz
External main system clock input	texclkh,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns
high-level width, low-level width	<b>t</b> exclkl	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$		48			ns
External subsystem clock frequency	<b>f</b> exclks			32	32.768	35	kHz
External subsystem clock input high-level width, low-level width	texclksh, texclksl			12			μs
TI000, TI010 input high-level width, low-level width	tтiнo, tтi∟o	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		2/f <sub>sam</sub> + 0.1 <sup>Note 4</sup>			μs
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$		2/f <sub>sam</sub> + 0.2 <sup>Note 4</sup>			μs
TI50, TI51 input frequency	fti5					10	MHz
TI50, TI51 input high-level width, low-level width	t⊤iнs, t⊤i∟s			50			ns
Interrupt input high-level width, low-level width	tinth, tintl			1			μs
Key interrupt input low-level width	tкв			250			ns
RESET low-level width	trsl			10			μs


Notes 1. 2.0 MHz (MIN.) when using UART6 during on-board programming.

2. Selection of fsam = fPRS, fPRS/4, fPRS/256 is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000 valid edge as the count clock, fsam = fPRS.





TCY vs. VDD (Main System Clock Operation)

## **AC Timing Test Points**



External Main System Clock Timing, External Subsystem Clock Timing





#### (2) Serial interface

 $(T_A = -40 \text{ to } + 125^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

#### (a) UART6 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

#### (b) UART0 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

#### (c) IIC0

Parameter	Symbol	Conditions	6	Standar	rd Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fsc∟			0	100	0	400	kHz
Setup time of restart condition	tsu: STA			4.7	-	0.6	_	μs
Hold time <sup>Note 1</sup>	thd: STA			4.0	_	0.6	_	μs
Hold time when SCL0 = "L"	t∟ow	Internal clock operation	on	4.7	-	1.3	_	μs
		EXSCL0 clock (6.4 MHz) operation		4.7	_	1.25	_	μs
Hold time when SCL0 = "H"	tніgн			4.0	-	0.6	-	μs
Data setup time (reception)	tsu: dat			250	-	100	_	ns
Data hold time (transmission)Note 2	thd: dat	$f_W = f_{XH}/2^N or f_W =$	DFC0 = 0	0	3.45	0	0.9 <sup>Note 4</sup>	μs
		fexsclo selected <sup>Note 3</sup>					1.00 <sup>Note 5</sup>	
			DFC0 = 1	-	-	0	0.9 <sup>Note 6</sup>	μs
							1.125 <sup>Note 7</sup>	
		$f_W = f_{RH}/2^N$	DFC0 = 0	0	3.45	0	1.05	μs
		selected <sup>Note 3</sup>	DFC0 = 1	-	-	0	1.184	μs
Setup time of stop condition	tsu: sto			4.0	-	0.6	_	μs
Bus free time	<b>t</b> BUF			4.7	-	1.3	—	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- 3. fw indicates the IIC0 transfer clock selected by the IICCL and IICX0 registers.
- 4. When  $fw \ge 4.4$  MHz is selected
- **5.** When fw < 4.4 MHz is selected
- **6.** When  $f_w \ge 5$  MHz is selected
- 7. When fw < 5 MHz is selected

## (d) CSI10 (master mode, SCK10... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	200			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	400			ns
SCK10 high-/low-level width	tкн1, tк∟1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	tkcy1/2 – 20 <sup>Note 1</sup>			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	t <sub>KCY1</sub> /2 – 30 <sup>Note 1</sup>			ns
SI10 setup time (to SCK10↑)	tsikı	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	70			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	100			ns
SI10 hold time (from SCK10↑)	tksi1		30			ns
Delay time from $\overline{SCK10}\downarrow$ to SO10 output	tkso1	$C = 50 \text{ pF}^{Note 2}$			40	ns

Notes 1. This value is when high-speed system clock (fxH) is used.

**2.** C is the load capacitance of the  $\overline{SCK10}$  and SO10 output lines.


## (e) CSI10 (slave mode, SCK10... external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	<b>t</b> ксү2		400			ns
SCK10 high-/low-level width	tкн2,		tксү2/2			ns
	tĸL2					
SI10 setup time (to $\overline{\text{SCK10}}$ )	tsik2		80			ns
SI10 hold time (from SCK10↑)	tksi2		50			ns
Delay time from $\overline{\text{SCK10}}\downarrow$ to SO10 output	tkso2	C = 50 pF <sup>Note</sup>			120	ns


Note C is the load capacitance of the SO10 output line.

#### Serial Transfer Timing





CSI10:





## **A/D Converter Characteristics**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				10	bit
Overall error <sup>Notes 1, 2</sup>	AINL	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
Conversion time	<b>t</b> CONV	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	6.1		36.7	μs
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$	12.2		36.7	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Efs	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±0.4	%FSR
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
Integral non-linearity error <sup>Note 1</sup>	ILE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±2.5	LSB
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$			±4.5	LSB
Differential non-linearity error Note 1	DLE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$			±1.5	LSB
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VAIN		AVss		AVREF	V


**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

## 1.59 V POC Circuit Characteristics (T<sub>A</sub> = -40 to +125°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		1.44	1.59	1.74	V
Power voltage rise inclination	tртн	$V_{\text{DD}}$ : 0 V $\rightarrow$ change inclination of $V_{\text{POC}}$	0.5			V/ms
Minimum pulse width	tpw		200			μs

#### **POC Circuit Timing**




#### Supply Voltage Rise Time ( $T_A = -40$ to $+125^{\circ}C$ , $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum time to rise to 1.8 V (V_DD (MIN.)) (V_DD: 0 V $\rightarrow$ 2.7 V)	tpup1	POCMODE (option byte) = 0, when RESET input is not used			3.6	ms
$\begin{array}{l} \mbox{Maximum time to rise to 1.8 V (V_{DD} (MIN.))} \\ \mbox{(releasing $\overline{\mbox{RESET}$ input $\rightarrow$ V_{DD}$: 2.7 V)} \end{array}$	tpup2	POCMODE (option byte) = 0, when RESET input is used			1.9	ms

## Supply Voltage Rise Time Timing

## • When RESET pin input is not used

## • When RESET pin input is used



## 2.7 V POC Circuit Characteristics (T<sub>A</sub> = -40 to +125°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage on application of supply voltage	VDDPOC	POCMODE (option bye) = 1	2.50	2.70	2.90	V

#### LVI Circuit Characteristics (TA = -40 to +125°C, $V_{POC} \le V_{DD} \le 5.5 \text{ V}$ , $AV_{REF} \le V_{DD}$ , $V_{SS} = 0 \text{ V}$ )


	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVIO		4.14	4.24	4.34	V
voltage		VLVI1		3.99	4.09	4.19	V
		VLVI2		3.83	3.93	4.03	V
		<b>V</b> LVI3		3.68	3.78	3.88	V
		VLVI4		3.52	3.62	3.72	V
		VLVI5		3.37	3.47	3.57	V
		VLVI6		3.22	3.32	3.42	V
		VLVI7		3.06	3.16	3.26	V
		VLVI8		2.91	3.01	3.11	V
		VLVI9		2.75	2.85	2.95	V
	External input pin <sup>Note 1</sup>	EXLVI	$EXLVI < V_{DD},  2.7 \; V \leq V_{DD} \leq 5.5 \; V$	1.11	1.21	1.31	V
Minimum pulse width		t∟w		200			μs
Operation stabilization wait time <sup>Note 2</sup>		<b>t</b> lwait				10	μs

#### Notes 1. The EXLVI/P120/INTP0 pin is used.

2. Time required from setting bit 7 (LVION) of the low-voltage detection register (LVIM) to 1 to operation stabilization

**Remark**  $V_{LVI(n-1)} > V_{LVIn}$ : n = 1 to 9


## **LVI Circuit Timing**



#### Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +125°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	V

**Note** The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



(A2) grade products:  $T_A = -40$  to +125°C

#### **Flash Memory Programming Characteristics**

(TA = -40 to +125°C, 2.7 V  $\leq$  Vdd  $\leq$  5.5 V, AVref  $\leq$  Vdd, Vss = AVss = 0 V)

#### • Basic characteristics

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD supply current		loo	f <sub>xP</sub> = 10 MHz (TYP.), 20 MHz (MAX.)		4.5	16.0	mA
Erase time <sup>Notes 1, 2</sup>	All block	Teraca			20	200	ms
	Block unit	Terasa			20	200	ms
Write time (in 8-bit	units) <sup>Note 1</sup>	Twrwa			10	100	μs
Number of rewrites per chip		Cerwr	Retention: 15 years 1 erase + 1 write after erase = 1 rewrite <sup>Note 3</sup>	100			Times

- **Notes 1.** Characteristic of the flash memory. For the characteristic when a dedicated flash memory programmer, PG-FP4, is used and the rewrite time during self programming, see Tables 26-12 and 26-13.
  - 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
  - When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.


Remarks 1. fxp: Main system clock oscillation frequency

2. For serial write operation characteristics, refer to 78K0/Kx2 Flash Memory Programming (Programmer) Application Note (U17739E).

#### **CHAPTER 33 PACKAGE DRAWINGS**

• μPD78F0521GB-UET-A, 78F0522GB-UET-A, 78F0523GB-UET-A, 78F0524GB-UET-A, 78F0525GB-UET-A, 78F0526GB-UET-A, 78F0527GB-UET-A, 78F0527DGB-UET-A

## 52-PIN PLASTIC LQFP(10x10)



#### NOTE

Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

0.13

0.10

1.10

1.10 P52GB-65-UET-1

х


у

ZD

ΖE

- μPD78F0521GB(A)-GAG-AX, 78F0522GB(A)-GAG-AX, 78F0523GB(A)-GAG-AX, 78F0524GB(A)-GAG-AX,
- 78F0525GB(A)-GAG-AX, 78F0526GB(A)-GAG-AX, 78F0527GB(A)-GAG-AX, 78F0521GB(A2)-GAG-AX,
- <R> <R> <R>
- 78F0522GB(A2)-GAG-AX, 78F0523GB(A2)-GAG-AX, 78F0524GB(A2)-GAG-AX, 78F0525GB(A2)-GAG-AX, 78F0526GB(A2)-GAG-AX, 78F0527GB(A2)-GAG-AX

## 52-PIN PLASTIC LQFP(10x10)



#### NOTE

Each lead centerline is located within 0.13mm of its true position at maximum material condition.

ZE

1.10

P52GB-65-GAG

## CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

**Remark** Evaluation of the soldering conditions for the (A) standard products is incomplete because these products are under development.

#### Table 34-1. Surface Mounting Type Soldering Conditions

## • 52-pin plastic LQFP (10 × 10)

 $\mu$ PD78F0521GB-UET-A, 78F0522GB-UET-A, 78F0523GB-UET-A, 78F0524GB-UET-A, 78F0525GB-UET-A,

<R> 78F0526GB-UET-A, 78F0527GB-UET-A, 78F0527DGB-UET-A<sup>Note 1</sup>, 78F0521GB(A)-GAG-AX, 78F0522GB(A)-

<R> GAG-AX, 78F0523GB(A)-GAG-AX, 78F0524GB(A)-GAG-AX, 78F0525GB(A)-GAG-AX, 78F0526GB(A)-GAG-AX,

<R> 78F0527GB(A)-GAG-AX, 78F0521GB(A2)-GAG-AX, 78F0522GB(A2)-GAG-AX, 78F0523GB(A2)-GAG-AX,

<R> 78F0524GB(A2)-GAG-AX, 78F0525GB(A2)-GAG-AX, 78F0526GB(A2)-GAG-AX, 78F0527GB(A2)-GAG-AX

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: 3 times or less, Exposure limit: 7 days <sup>Note 2</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

- **Notes 1.** The  $\mu$ PD78F0527D have an on-chip debug function. Do not use this product for mass production because its reliability cannot be guaranteed after the on-chip debug function has been used, due to issues with respect to the number of times the flash memory can be rewritten. NEC Electronics does not accept complaints concerning this product.
  - 2. After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

## Caution Do not use different soldering methods together (except for partial heating).

## **CHAPTER 35 CAUTIONS FOR WAIT**

#### 35.1 Cautions for Wait

This product has two internal system buses.

One is a CPU bus and the other is a peripheral bus that interfaces with the low-speed peripheral hardware.

Because the clock of the CPU bus and the clock of the peripheral bus are asynchronous, unexpected illegal data may be passed if an access to the CPU conflicts with an access to the peripheral hardware.

When accessing the peripheral hardware that may cause a conflict, therefore, the CPU repeatedly executes processing, until the correct data is passed.

As a result, the CPU does not start the next instruction processing but waits. If this happens, the number of execution clocks of an instruction increases by the number of wait clocks (for the number of wait clocks, see **Tables 35-1**). This must be noted when real-time processing is performed.

## 35.2 Peripheral Hardware That Generates Wait

Table 35-1 lists the registers that issue a wait request when accessed by the CPU, and the number of CPU wait clocks.

Peripheral Hardware	Register	Access	Number of Wait Clocks					
Serial interface UART0	ASISO	Read	1 clock (fixed)					
Serial interface UART6	ASIS6	Read	1 clock (fixed)					
Serial interface IIC0	IICSO	Read	1 clock (fixed)					
A/D converter	ADM	Write	1 to 5 clocks (when $f_{AD} = f_{PRS}/2$ is selected)					
	ADS	Write	1 to 7 clocks (when $f_{AD} = f_{PRS}/3$ is selected)					
	ADPC	Write	1 to 9 clocks (when $f_{AD} = f_{PRS}/4$ is selected) 2 to 13 clocks (when $f_{AD} = f_{PRS}/6$ is selected)					
	ADCR	Read	2 to 17 clocks (when $f_{AD} = f_{PRS}/8$ is selected)					
			2 to 25 clocks (when $f_{AD} = f_{PRS}/12$ is selected)					
	2 to 25 clocks (when faD = fPRs/12 is selected)         The above number of clocks is when the same source clock is selected for fcPU and fPRS. The number of wait clocks can be calculated by the following expression and under the following conditions. <calculating clocks="" number="" of="" wait="">         • Number of wait clocks = <math>\frac{2 \text{ fcPU}}{f_{AD}}</math> + 1         * Fraction is truncated if the number of wait clocks ≤ 0.5 and rounded up if the number of wait clocks &gt; 0.5.         fAD:       A/D conversion clock frequency (fPRS/2 to fPRS/12)         fcPU:       CPU clock frequency         fras:       Peripheral hardware clock frequency         fxP:       Main system clock frequency         <conditions clocks="" for="" maximum="" minimum="" number="" of="" wait="">         • Maximum number of times: Maximum speed of CPU (fxP), lowest speed of A/D conversion clock (fPRS/12)         • Minimum number of times: Minimum speed of CPU (fsUB/2), highest speed of A/D conversion clock (fPRS/2)</conditions></calculating>							

Table 35-1. Registers That Generate Wait and Number of CPU Wait Clocks

Caution When the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped, do not access the registers listed above using an access method in which a wait request is issued.

**Remark** The clock is the CPU clock (fcPu).

## APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the 78K0/KD2. Figure A-1 shows the development tool configuration.

## • Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/AT<sup>™</sup> compatibles are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.


## Windows<sup>™</sup>

Unless otherwise specified, "Windows" means the following OSs.

- Windows 98
- Windows NT<sup>™</sup>
- Windows 2000
- Windows XP

Figure A-1. Development Tool Configuration (1/3)


#### (1) When using the in-circuit emulator QB-78K0KX2



- Notes 1. Download the device file for 78K0/KD2 (DF780547) from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).
  - 2. The C library source file is not included in the software package.
  - The project manager PM+ is included in the assembler package. The PM+ is only used for Windows.
  - 4. The QB-78K0KX2 is supplied with the integrated debugger ID78K0-QB, a USB interface cable, a power supply unit, the on-chip debug emulator QB-MINI2, connection cables (10-pin and 16-pin cables), and the 78K0-OCD board. Any other products are sold separately. Download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html) when using the QB-MINI2.


<R>






(2) When using the on-chip debug emulator QB-78K0MINI

- Notes 1. Download the device file for 78K0/KD2 (DF780547) from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).
  - 2. The project manager PM+ is included in the assembler package.
  - The project manager PM+ is included in the assembler package. The PM+ is only used for Windows.
  - 4. The on-chip debug emulator QB-78K0MINI is supplied with integrated debugger ID78K0-QB, USB interface cable, and connection cable. Any other products are sold separately.



(3) When using the on-chip debug emulator with programming function QB-MINI2



- **Notes 1.** Download the device file for 78K0/KD2 (DF780547) and the integrated debugger (ID78K0-QB) from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).
  - 2. The C library source file is not included in the software package.
  - **3.** The project manager PM+ is included in the assembler package. The PM+ is only used for Windows.
  - 4. On-chip debug emulator QB-MINI2 is supplied with USB interface cable, connection cables (10-pin cable and 16-pin cable), and 78K0-OCD board. Any other products are sold separately. In addition, download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).

#### A.1 Software Package

SP78K0	Development tools (software) common to the 78K0 microcontrollers are combined in this
78K0 microcontroller software	package.
package	Part number: µSxxxxSP78K0

#### μS<u>××××</u>SP78K0

XXXX	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

#### A.2 Language Processing Software

RA78K0	This assembler converts programs written in mnemonics into object codes executable
Assembler package	with a microcontroller.
	This assembler is also provided with functions capable of automatically creating symbol
	tables and branch instruction optimization.
	This assembler should be used in combination with a device file (DF780547).
	<precaution environment="" in="" pc="" ra78k0="" using="" when=""></precaution>
	This assembler package is a DOS-based application. It can also be used in Windows,
	however, by using the Project Manager (included in assembler package) on Windows.
	Part number: µSxxxxRA78K0
CC78K0 C compiler package	This compiler converts programs written in C language into object codes executable with a microcontroller.
	This compiler should be used in combination with an assembler package and device file .
	<precaution cc78k0="" environment="" in="" pc="" using="" when=""></precaution>
	This C compiler package is a DOS-based application. It can also be used in Windows,
	however, by using the Project Manager (included in assembler package) on Windows.
	Part number: µSxxxxCC78K0
DF780547 <sup>Note 1</sup>	This file contains information peculiar to the device.
Device file	This device file should be used in combination with a tool (RA78K0, CC78K0, SM+ for 78K0/KX2, and ID78K0-QB).
	The corresponding OS and host machine differ depending on the tool to be used.
	Part number: µSxxxxDF780547
CC78K0-L <sup>Note 2</sup>	This is a source file of the functions that configure the object library included in the C
C library source file	compiler package.
	This file is required to match the object library included in the C compiler package to the
	user's specifications.
	Part number: µSxxxxCC78K0-L

- Notes 1. The DF780547 can be used in common with the RA78K0, CC78K0, SM+ for 78K0/KX2, and ID78K0-QB. Download the DF780547 from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).
  - 2. The CC78K0-L is not included in the software package (SP78K0).

# μ\$xxxxRA78K0 μ\$xxxxCC78K0 μ\$xxxxCC78K0-L

XXXX	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	
3P17	HP9000 series 700 <sup>™</sup>	HP-UX <sup>™</sup> (Rel. 10.10)	
3K17	SPARCstation™	SunOS <sup>™</sup> (Rel. 4.1.4) Solaris <sup>™</sup> (Rel. 2.5.1)	

# $\mu S \times \times \times DF780547$

××××	Host Machine	OS	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT compatibles	Windows (English version)	

## A.3 Control Software

PM+ Project manager	This is control software designed to enable efficient user program development in the Windows environment. All operations used in development of a user program, such as starting the editor, building, and starting the debugger, can be performed from the project manager. <caution> The project manager is included in the assembler package (RA78K0).</caution>
	It can only be used in Windows.

#### A.4 Flash Memory Writing Tools

#### A.4.1 When using flash memory programmer FG-FP4, FL-PR4, PG-FPL3, and FP-LILE3

FlashPro4 (part number: FL-PR4, PG-FP4)	Flash memory programmer dedicated to microcontrollers with on-chip flash memory.
Flash memory programmer	
PG-FPL3, FP-LITE3	Simple flash memory programmer dedicated to microcontrollers with on-chip flash
Simple flash memory programmer	memory.
FA-52GB-8ET-A	Flash memory writing adapter used connected to the FlashPro4.
FA-78F0527GB-UET-MX	• FA-52GB-8ET-A, FA-78F0527GB-UET-MX:
Flash memory writing adapter	For 52-pin plastic LQFP (GB-UET, GB-GAG type)

Remark 1. FL-PR4, FP-LITE3, FA-52GB-8ET-A, and FA-78F0527GB-UET-MX are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-42-750-4172 Naito Densei Machida Mfg. Co., Ltd.

2. Use the latest version of the flash memory programming adapter.

#### A.4.2 When using on-chip debug emulator with programming function QB-MINI2

programming function	This is a flash memory programmer dedicated to microcontrollers with on-chip flash memory. It is available also as on-chip debug emulator which serves to debug hardware and software when developing application systems using the 78K0/Kx2. When using this as flash memory programmer, it should be used in combination with a connection cable (16-pin cable) and a USB interface cable that is used to connect the host machine.
Target connector specifications	16-pin general-purpose connector (2.54 mm pitch)

**Remark 1.** The QB-MINI2 is supplied with a USB interface cable and connection cables (10-pin cable and 16-pin cable), and the 78K0-OCD board. A connection cable (10-pin cable) and the 78K0-OCD board are used only when using the on-chip debug function.

2. Download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).

#### A.5 Debugging Tools (Hardware)

#### A.5.1 When using in-circuit emulator QB-78K0KX2

QB-78K0KX2 In-circuit emulator	This in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0/Kx2. It supports to the integrated debugger (ID78K0-QB). This emulator should be used in combination with a power supply unit and emulation probe, and the USB is used to connect this emulator to the host machine.
QB-144-CA-01 Check pin adapter	This check pin adapter is used in waveform monitoring using the oscilloscope, etc.
QB-80-EP-01T Emulation probe	This emulation probe is flexible type and used to connect the in-circuit emulator and target system.
QB-52GB-EA-02T Exchange adapter	<ul> <li>This exchange adapter is used to perform pin conversion from the in-circuit emulator to target connector.</li> <li>QB-52GB-EA-02T: For 52-pin plastic LQFP (GB-UET, GB-GAG type)</li> </ul>
QB-52GB-YS-01T	This space adapter is used to adjust the height between the target system and in-circuit emulator.
Space adapter	• QB-52GB-YS-01T: For 52-pin plastic LQFP (GB-UET, GB-GAG type)
QB-52GB-YQ-01T	This YQ connector is used to connect the target connector and exchange adapter.
YQ connector	• QB-52GB-YQ-01T: For 52-pin plastic LQFP (GB-UET, GB-GAG type)
QB-52GB-HQ-01T	This mount adapter is used to mount the target device with socket.
Mount adapter	• QB-52GB-HQ-01T: For 52-pin plastic LQFP (GB-UET, GB-GAG type)
QB-52GB-NQ-01T	This target connector is used to mount on the target system.
Target connector	• QB-52GB-NQ-01T: For 52-pin plastic LQFP (GB-UET, GB-GAG type)

<R> Remarks 1. The QB-78K0KX2 is supplied with the integrated debugger ID78K0-QB, a USB interface cable, a power supply unit, the on-chip debug emulator QB-MINI2, connection cables (10-pin and 16-pin cables), and the 78K0-OCD board.

Download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html) when using the QB-MINI2.

2. The packed contents differ depending on the part number, as follows.

Packed Contents	In-Circuit Emulator	Emulation Probe	Exchange Adapter	YQ Connector	Target Connector
Part Number					
QB-78K0KX2-ZZZ	QB-78K0KX2	None			
QB-78K0KX2-T52GB		QB-80-EP-01T	QB-52GB-EA-04T	QB-52GB-YQ-01T	QB-52GB-NQ-01T

#### A.5.2 When using on-chip debug emulator QB-78K0MINI

QB-78K0MINI On-chip debug emulator	This on-chip debug emulator serves to debug hardware and software when developing application systems using the 78K0/Kx2. It supports the integrated debugger (ID78K0-QB). This emulator should be used in combination with a connection cable and a USB interface cable that is used to connect the host machine.
Target connector specifications	10-pin general-purpose connector (2.54 mm pitch)

**Remark** The QB-78K0MINI is supplied with a USB interface cable, connection cables, and the integrated debugger ID78K0-QB.

QB-MINI2 On-chip debug emulator with programming function	This on-chip debug emulator serves to debug hardware and software when developing application systems using the 78K0/Kx2. It is available also as flash memory programmer dedicated to microcontrollers with on-chip flash memory. When using this as on-chip debug emulator, it should be used in combination with a connection cable (10-pin cable or 16-pin cable), a USB interface cable that is used to connect the host machine, and the 78K0-OCD board.
Target connector specifications	10-pin general-purpose connector (2.54 mm pitch) or 16-pin general-purpose connector (2.54 mm pitch)

#### A.5.3 When using on-chip debug emulator with programming function QB-MINI2

- **Remark 1.** The QB-MINI2 is supplied with a USB interface cable and connection cables (10-pin cable and 16-pin cable), and the 78K0-OCD board. A connection cable (10-pin cable) and the 78K0-OCD board are used only when using the on-chip debug function.
  - Download the software for operating the QB-MINI2 from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).

#### A.6 Debugging Tools (Software)

SM+ for 78K0/KX2 System simulator	The SM+ for 78K0/KX2 is Windows-based software. It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of the SM+ for 78K0/KX2 allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality. The SM+ for 78K0/KX2 should be used in combination with the device file (DF780547). Part number: $\mu$ S××××SM780547-B
ID78K0-QB Integrated debugger	This debugger supports the in-circuit emulators for the 78K0 microcontrollers. The ID78K0-QB is Windows-based software. It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (DF780547). Part number: $\mu$ S××××ID78K0-QB

# μS××××SM780547-B

μS<u>××××</u>ID78K0-QB

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

#### APPENDIX B NOTES ON TARGET SYSTEM DESIGN

This chapter shows areas on the target system where component mounting is prohibited and areas where there are component mounting height restrictions when the QB-78K0KX2 is used.




Figure B-1. For 52-Pin GB Package

Exchange adapter area: Components up to 17.45 mm in height can be mounted<sup>Note</sup>
 Emulation probe tip area: Components up to 24.45 mm in height can be mounted<sup>Note</sup>

Note Height can be adjusted by using space adapters (each adds 2.4 mm)

#### APPENDIX C REGISTER INDEX

# C.1 Register Index (In Alphabetical Order with Respect to Register Names)

#### [A]

A/D converter mode register (ADM)	
A/D port configuration register (ADPC)	
Analog input channel specification register (ADS)	
Asynchronous serial interface control register 6 (ASICL6)	
Asynchronous serial interface operation mode register 0 (ASIM0)	
Asynchronous serial interface operation mode register 6 (ASIM6)	
Asynchronous serial interface reception error status register 0 (ASIS0)	
Asynchronous serial interface reception error status register 6 (ASIS6)	
Asynchronous serial interface transmission status register 6 (ASIF6)	
[B]	
Baud rate generator control register 0 (BRGC0)	
Baud rate generator control register 6 (BRGC6)	351
[C]	
Capture/compare control register 00 (CRC00)	
Clock operation mode select register (OSCCTL)	
Clock output selection register (CKS)	
Clock selection register 6 (CKSR6)	
[E]	
8-bit A/D conversion result register (ADCRH)	
8-bit timer compare register 50 (CR50)	237
8-bit timer compare register 51 (CR51)	237
8-bit timer counter 50 (TM50)	237
8-bit timer counter 51 (TM51)	237
8-bit timer H carrier control register 1 (TMCYC1)	
8-bit timer H compare register 00 (CMP00)	255
8-bit timer H compare register 01 (CMP01)	255
8-bit timer H compare register 10 (CMP10)	255
8-bit timer H compare register 11 (CMP11)	255
8-bit timer H mode register 0 (TMHMD0)	256
8-bit timer H mode register 1 (TMHMD1)	256
8-bit timer mode control register 50 (TMC50)	240
8-bit timer mode control register 51 (TMC51)	240
External interrupt falling edge enable register (EGN)	
External interrupt rising edge enable register (EGP)	485
[1]	

User's Manual U17312EJ5V0UD	691
IIC flag register 0 (IICF0)	
IIC control register 0 (IICC0)	401
IIC clock selection register 0 (IICCL0)	410

IIC function expansion register 0 (IICX0)	411
IIC shift register 0 (IIC0)	
IIC status register 0 (IICS0)	
Input switch control register (ISC)	
Internal expansion RAM size switching register (IXS)	
Internal memory size switching register (IMS)	
Internal oscillation mode register (RCM)	
Interrupt mask flag register 0H (MK0H)	
Interrupt mask flag register 0L (MK0L)	
Interrupt mask flag register 1H (MK1H)	
Interrupt mask flag register 1L (MK1L)	
Interrupt request flag register 0H (IF0H)	
Interrupt request flag register 0L (IF0L)	
Interrupt request flag register 1H (IF1H)	
Interrupt request flag register 1L (IF1L)	
[K]	
Key return mode register (KRM)	
[L]	
Luj Low-voltage detection level selection register (LVIS)	E 28
Low-voltage detection register (LVIM)	
[M]	
Main clock mode register (MCM)	
Main OSC control register (MOC)	
Memory bank select register (BANK)	
Multiplication/division data register A0 (MDA0H, MDA0L)	
Multiplication/division data register B0 (MDB0)	
Multiplier/divider control register 0 (DMUC0)	
[0]	
Oscillation stabilization time counter status register (OSTC)	
Oscillation stabilization time select register (OSTS)	
[P]	
Port mode register 0 (PM0)	
Port mode register 1 (PM1)	
Port mode register 2 (PM2)	
Port mode register 3 (PM3)	
Port mode register 4 (PM4)	
Port mode register 6 (PM6)	
Port mode register 7 (PM7)	
Port mode register 12 (PM12)	
Port mode register 14 (PM14)	
Port register 0 (P0)	
Port register 1 (P1)	
Port register 2 (P2)	

Port register 3 (P3)	124
Port register 4 (P4)	124
Port register 6 (P6)	124
Port register 7 (P7)	124
Port register 12 (P12)	124
Port register 13 (P13)	124
Port register 14 (P14)	124
Prescaler mode register 00 (PRM00)	179
Priority specification flag register 0H (PR0H)	
Priority specification flag register 0L (PR0L)	
Priority specification flag register 1H (PR1H)	
Priority specification flag register 1L (PR1L)	
Processor clock control register (PCC)	136
Pull-up resistor option register 0 (PU0)	
Pull-up resistor option register 1 (PU1)	
Pull-up resistor option register 3 (PU3)	
Pull-up resistor option register 4 (PU4)	
Pull-up resistor option register 7 (PU7)	
Pull-up resistor option register 12 (PU12)	
Pull-up resistor option register 14 (PU14)	

# [R]

Receive buffer register 0 (RXB0)	320
Receive buffer register 6 (RXB6)	345
Receive shift register 0 (RXS0)	320
Receive shift register 6 (RXS6)	345
Remainder data register 0 (SDR0)	468
Reset control flag register (RESF)	518

## [S]

Serial clock selection register 10 (CSIC10)	
Serial I/O shift register 10 (SIO10)	
Serial operation mode register 10 (CSIM10)	
16-bit timer capture/compare register 000 (CR000)	
16-bit timer capture/compare register 010 (CR010)	
16-bit timer counter 00 (TM00)	
16-bit timer mode control register 00 (TMC00)	
16-bit timer output control register 00 (TOC00)	
Slave address register 0 (SVA0)	

# [T]

Timer clock selection register 50 (TCL50)	.238
Timer clock selection register 51 (TCL51)	.238
10-bit A/D conversion result register (ADCR)	.301
Transmit buffer register 10 (SOTB10)	.379
Transmit buffer register 6 (TXB6)	.345
Transmit shift register 0 (TXS0)	.320

Transmit shift register 6 (TXS6)	345
[ <b>W</b> ]	
Watch timer operation mode register (WTM)	280
Watchdog timer enable register (WDTE)	286

# C.2 Register Index (In Alphabetical Order with Respect to Register Symbol)

# [A]

ADCR: 10-bit A/D conversion result register	
ADCRH: 8-bit A/D conversion result register	
ADM: A/D converter mode register	
ADPC: A/D port configuration register	
ADS: Analog input channel specification register	
ASICL6: Asynchronous serial interface control register 6	
ASIF6: Asynchronous serial interface transmission status register 6	
ASIM0: Asynchronous serial interface operation mode register 0	
ASIM6: Asynchronous serial interface operation mode register 6	
ASIS0: Asynchronous serial interface reception error status register 0	
ASIS6: Asynchronous serial interface reception error status register 6	
[B]	
BANK: Memory bank select register	
BRGC0: Baud rate generator control register 0	
BRGC6: Baud rate generator control register 6	
[C]	
CKS: Clock output selection register	
CKSR6: Clock selection register 6	
CMP00: 8-bit timer H compare register 00	255
CMP01: 8-bit timer H compare register 01	
CMP10: 8-bit timer H compare register 10	
CMP11: 8-bit timer H compare register 11	
CR000: 16-bit timer capture/compare register 000	
CR010: 16-bit timer capture/compare register 010	
CR50: 8-bit timer compare register 50	237
CR51: 8-bit timer compare register 51	237
CRC00: Capture/compare control register 00	
CSIC10: Serial clock selection register 10	
CSIM10: Serial operation mode register 10	
[D]	
DMUC0: Multiplier/divider control register 0	470
[E]	
EGN: External interrupt falling edge enable register	
EGP: External interrupt rising edge enable register	
[1]	
IF0H: Interrupt request flag register 0H	
IF0L: Interrupt request flag register 0L	
IF1H: Interrupt request flag register 1H	
IF1L: Interrupt request flag register 1L	
IIC0: IIC shift register 0	

IICC0: IIC control register 0	401
IICCL0: IIC clock selection register 0	410
IICF0: IIC flag register 0	408
IICS0: IIC status register 0	
IICX0: IIC function expansion register 0	411
IMS: Internal memory size switching register	548
ISC: Input switch control register	
IXS: Internal expansion RAM size switching register	550
[K]	
KRM: Key return mode register	
	500
LVIM: Low-voltage detection register	
LVIS: Low-voltage detection level selection register	
[M]	
MCM: Main clock mode register	140
MDA0H: Multiplication/division data register A0	468
MDA0L: Multiplication/division data register A0	468
MDB0: Multiplication/division data register B0	
MK0H: Interrupt mask flag register 0H	
MK0L: Interrupt mask flag register 0L	
MK1H: Interrupt mask flag register 1H	
MK1L: Interrupt mask flag register 1L	
MOC: Main OSC control register	139
[0]	
OSCCTL: Clock operation mode select register	134
OSTC: Oscillation stabilization time counter status register	
OSTS: Oscillation stabilization time select register	
-	
[P]	
P0: Port register 0	
P1: Port register 1	
P2: Port register 2	
P3: Port register 3	
P4: Port register 4	
P6: Port register 6	
P7: Port register 7	
P12: Port register 12	
P13: Port register 13	
P14: Port register 14	
PCC: Processor clock control register	
PM0: Port mode register 0	
PM1: Port mode register 1	
PM2: Port mode register 2	
PM3: Port mode register 3	

PM4: Port mode register 4	
PM6: Port mode register 6	
PM7: Port mode register 7	
PM12: Port mode register 12	
PM14: Port mode register 14	
PR0H: Priority specification flag register 0H	
PR0L: Priority specification flag register 0L	484
PR1H: Priority specification flag register 1H	484
PR1L: Priority specification flag register 1L	484
PRM00: Prescaler mode register 00	179
PU0: Pull-up resistor option register 0	
PU1: Pull-up resistor option register 1	
PU3: Pull-up resistor option register 3	
PU4: Pull-up resistor option register 4	
PU7: Pull-up resistor option register 7	
PU12: Pull-up resistor option register 12	
PU14: Pull-up resistor option register 14	125

# [R]

RCM: Internal oscillation mode register	138
RESF: Reset control flag register	518
RXB0: Receive buffer register 0	
RXB6: Receive buffer register 6	
RXS0: Receive shift register 0	
RXS6: Receive shift register 6	345

# [S]

SDR0: Remainder data register 0	468
SIO10: Serial I/O shift register 10	379
SOTB10: Transmit buffer register 10	379
SVA0: Slave address register 0	398

# [T]

TCL50: Timer clock selection register 50	238
TCL51: Timer clock selection register 51	238
TM00: 16-bit timer counter 00	170
TM50: 8-bit timer counter 50	237
TM51: 8-bit timer counter 51	237
TMC00: 16-bit timer mode control register 00	174
TMC50: 8-bit timer mode control register 50	240
TMC51: 8-bit timer mode control register 51	240
TMCYC1: 8-bit timer H carrier control register 1	260
TMHMD0: 8-bit timer H mode register 0	256
TMHMD1: 8-bit timer H mode register 1	256
TOC00: 16-bit timer output control register 00	177
TXB6: Transmit buffer register 6	345
TXS0: Transmit shift register 0	320

TXS6: Transmit shift register 6	345
[W]	
WDTE: Watchdog timer enable register	286
WTM: Watch timer operation mode register	280

#### APPENDIX D LIST OF CAUTIONS

This appendix lists cautions described in this document.

"Classification (hard/soft)" in table is as follows.

- Hard: Cautions for microcontroller internal/external hardware
- Soft: Cautions for software such as register settings or programs

			T		(1	/23)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
r 1	Hard	Pin function	AVss	Make AVss the same potential as Vss.	p. 21	
Chapter 1	Ï		REGC	Connect the REGC pin to Vss via a capacitor (0.47 to 1 $\mu$ F: recommended).	p. 21	
ъ́			ANI0/P20 to ANI7/P27	ANI0/P20 to ANI7/P27 are set in the analog input mode after release of reset.	pp. 21, 35	
Chapter 2	Hard	Pin function	P31/INTP2/ OCD1A	In the product with an on-chip debug function ( $\mu$ PD78F0527D), be sure to pull the P31/INTP2/OCD1A pin down before a reset release, to prevent malfunction.	p. 36	
Cha				For products without an on-chip debug function and with the flash memory of 48 KB or more ( $\mu$ PD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the product with an on-chip debug function ( $\mu$ PD78F0527D), connect P31/INTP2/OCD1A as follows when writing the flash memory with a flash memory programmer. • P31/INTP2/OCD1A: Connect to V <sub>SS</sub> via a resistor (10 k $\Omega$ : recommended). The above connection is not necessary when writing the flash memory by means of self programming.	p. 36	
			<ul> <li>more (μPD78F0524, 78F0525, 78F0526 and 78F0527), and having a pro "K", or "E", and for the product with an on-chip debug function (μPD78F05 P121/X1/OCD0A as follows when writing the flash memory with a flash memory or programmer.</li> <li>P121/X1/OCD0A: When using this pin as a port, connect it to Vss via a (10 kΩ: recommended) (in the input mode) or leave i (in the output mode).</li> <li>The above connection is not necessary when writing the flash memory by</li> </ul>	<ul> <li>P121/X1/OCD0A: When using this pin as a port, connect it to Vss via a resistor (10 kΩ: recommended) (in the input mode) or leave it open</li> </ul>	p. 38	
			REGC	Keep the wiring length as short as possible for the broken-line part in the above figure.	p. 39	
Chapter 3	Soft	Memory space	IMS, IXS: Internal memory size switching register, internal expansion	Regardless of the internal memory capacity, the initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) of all products in the 78K0/KD2 are fixed (IMS = CFH, IXS = 0CH). Therefore, set the value corresponding to each product as indicated below.	p. 44	
			RAM size switching register	To set the memory size, set IMS and then IXS. Set the memory size so that the internal ROM and internal expansion RAM areas do not overlap.	p. 44	
			Memory bank	Instructions cannot be fetched between different memory banks.	p. 56	
				Branch and access cannot be directly executed between different memory banks. Execute branch or access between different memory banks via the common area.	p. 56	
				Allocate interrupt servicing in the common area.	p. 56	
				An instruction that extends from 7FFFH to 8000H can only be executed in memory bank 0.	p. 56	
			SFR area: Special function register	Do not access addresses to which SFRs are not assigned.	p. 57	
			SP: Stack pointer	Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.	p. 66	

	_				· · ·	2/23)
Chapter	Classification	Function	Details of Function	Cautions	Pag	le
Chapter 4	Soft	Memory bank select function (µPD78F0526, 78F0527, and	BANK: Memory bank select register	Be sure to change the value of the BANK register in the common area (0000H to 7FFFH). If the value of the BANK register is changed in the bank area (8000H to BFFFH), an inadvertent program loop occurs in the CPU. Therefore, never change the value of the BANK register in the bank area.	p. 89	
		78F0527D	Memory bank	Instructions cannot be fetched between different memory banks.	p. 90	
		only)		Branching and accessing cannot be directly executed between different memory banks. Execute branching or accessing between different memory banks via the common area.	p. 90	
				Allocate interrupt servicing in the common area.	p. 90	
				An instruction that extends from 7FFFH to 8000H can only be executed in memory bank 0.	p. 90	
Chapter 5	Soft	Port functions	P10/SCK10/TxD0 and P12/SO10	To use P10/SCK10/TxD0 and P12/SO10 as general-purpose ports, set serial operation mode register 10 (CSIM10) and serial clock selection register 10 (CSIC10) to the default status (00H).	p. 104	
Ŭ	Hard		Port 2	Make the AV_{\text{REF}} pin the same potential as the $V_{\text{DD}}$ pin when port 2 is used as a digital port.	p. 109	
	Т	Ĩ	P31/INTP2/ OCD1A	In the products with an on-chip debug function ( $\mu$ PD78F0527D), be sure to pull the P31/INTP2/OCD1A pin down before a reset release, to prevent malfunction.	p. 110	
				<ul> <li>For products without an on-chip debug function and with the flash memory of 48 KB or more (μPD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the products with an on-chip debug function (μPD78F0527D), connect P31/INTP2/OCD1A as follows when writing the flash memory with a flash memory programmer.</li> <li>P31/INTP2/OCD1A: Connect to V<sub>ss</sub> via a resistor (10 kΩ: recommended). The above connection is not necessary when writing the flash memory by means of self</li> </ul>	p. 110	
				programming.		
	Soft		P121/X1/OCD0A, P122/X2/EXCLK/ OCD0B, P123/XT1, P124/XT2/EXCLKS	When using the P121 to P124 pins to connect a resonator for the main system clock (X1, X2) or subsystem clock (XT1, XT2), or to input an external clock for the main system clock (EXCLK) or subsystem clock (EXCLKS), the X1 oscillation mode, XT1 oscillation mode, or external clock input mode must be set by using the clock operation mode select register (OSCCTL) (for details, see 6.3 (1) Clock operation mode select register (OSCCTL) and (3) Setting of operation mode for subsystem clock pin). The reset value of OSCCTL is 00H (all of the P121 to P124 pins are I/O port pins). At this time, setting of the PM121 to PM124 and P121 to P124 pins is not necessary.	p. 117	
				<ul> <li>For products without an on-chip debug function and with the flash memory of 48 KB or more (μPD78F0524, 78F0525, 78F0526 and 78F0527), and having a product rank of "I", "K", or "E", and for the product with an on-chip debug function (μPD78F0527D), connect P121/X1/OCD0A as follows when writing the flash memory with a flash memory programmer.</li> <li>P121/X1/OCD0A: When using this pin as a port, connect it to V<sub>ss</sub> via a resistor (10 kΩ: recommended) (in the input mode) or leave it open (in the output mode)</li> <li>The above connection is not necessary when writing the flash memory by means of self programming.</li> </ul>	p. 117	
			Port mode register	Be sure to set bits 4 to 7 of PM0, bits 4 to 7 of PM3, bits 2 to 7 of PM4, bits 4 to 7 of PM6, bits 5 to 7 of PM12, and bits 1 to 7 of PM14 to 1.	p. 123	
			ADPC: A/D port configuration	Set the channel used for A/D conversion to the input mode by using port mode register 2 (PM2).	p. 126	
			register	If data is written to ADPC, a wait cycle is generated. Do not write data to ADPC when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 126	
			1-bit manipulation instruction for port register n (Pn)	When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit. Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.	p. 130	

Classification	Function	Details of Function			-							
Clas			Cautions		Pag	je						
Soft	Clock generator	OSCCTL: Clock operation mode	Be sure to set AMPH to 1 if the high-speed system clock oscillation frequency exceeds 10 MHz.	p.	135							
		select register	Set AMPH before setting the peripheral functions after a reset release. The value of AMPH can be changed only once after a reset release. When the high-speed system clock (X1 oscillation) is selected as the CPU clock, supply of the CPU clock is stopped for 4.06 to 16.12 $\mu$ s after AMPH is set to 1. When the high-speed system clock (external clock input) is selected as the CPU clock, supply of the CPU clock is stopped for the duration of 160 external clocks after AMPH is set to 1.	p.	135							
			If the STOP instruction is executed when AMPH = 1, supply of the CPU clock is stopped for 4.06 to 16.12 $\mu$ s after the STOP mode is released when the internal high-speed oscillation clock is selected as the CPU clock, or for the duration of 160 external clocks when the high-speed system clock (external clock input) is selected as the CPU clock. When the high-speed system clock (X1 oscillation) is selected as the CPU clock, the oscillation stabilization time is counted after the STOP mode is released.	p.	135							
			To change the value of EXCLK and OSCSEL, be sure to confirm that bit 7 (MSTOP) of the main OSC control register (MOC) is 1 (the X1 oscillator stops or the external clock from the EXCLK pin is disabled).	p.	135							
		PCC: Processor	Be sure to clear bits 3 and 7 to "0".	p.	136							
		clock control register	Confirm that bit 5 (CLS) of the processor clock control register (PCC) is 0 (CPU is operating with main system clock) when changing the current values of XTSTART, EXCLKS, and OSCSELS.	p.	137							
		RCM: Internal oscillation mode register	<ul> <li>the internal high-speed oscillation clock. Specifically, set under either of the following conditions.</li> <li>When MCS = 1 (when CPU operates with the high-speed system clock)</li> <li>When CLS = 1 (when CPU operates with the subsystem clock)</li> <li>In addition, stop peripheral hardware that is operating on the internal high-speed oscillation</li> </ul>	p.	138							
		MOC: Main OSC control register	<ul> <li>When setting MSTOP to 1, be sure to confirm that the CPU operates with a clock other than the high-speed system clock. Specifically, set under either of the following conditions.</li> <li>When MCS = 0 (when CPU operates with the internal high-speed oscillation clock)</li> <li>When CLS = 1 (when CPU operates with the subsystem clock)</li> <li>In addition, stop peripheral hardware that is operating on the high-speed system clock</li> </ul>	p.	139							
										p.	139	
					The peripheral hardware cannot operate when the peripheral hardware clock is stopped. To resume the operation of the peripheral hardware after the peripheral hardware clock has been stopped, initialize the peripheral hardware.	p.	139					
		MCM: Main clock	XSEL can be changed only once after a reset release.	p.	140							
Hard		mode register	<ul> <li>A clock other than frems is supplied to the following peripheral functions regardless of the setting of XSEL and MCM0.</li> <li>Watchdog timer (operates with internal low-speed oscillation clock)</li> <li>When "fni,", "fni/2", or "fni/2" is selected as the count clock for 8-bit timer H1 (operates with internal low-speed oscillation clock)</li> <li>Peripheral hardware selects the external clock as the clock source (Except when the external count clock of TM00 is selected (Tl000 pin valid edge))</li> </ul>	p.	140							
oft		OSTC: Oscillation	After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.	p.	141							
S		stabilization time counter status register	<ul> <li>OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.</li> <li>Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS</li> </ul>	p.	141							
	Soft Hard		bg       Clock control register         RCM: Internal oscillation mode register         MOC: Main OSC control register         MOC: Main OSC control register         MCM: Main clock mode register         MCM: Main clock mode register         Vor         Vor	PG         collisition) is selected as the CPU clock, supply of the CPU clock is stopped for 4.06 to 16.12 µs after AMPH is set to 1. When the high-speed system clock (external clock input) is selected as the CPU clock, supply of the CPU clock is stopped for the duration of 100 external clocks after AMPH is set to 1.           If the STOP instruction is executed whan AMPH = 1, supply of the CPU clock, when the high- speed system clock (external clock input) is selected as the CPU clock, when the high- speed system clock (X1 oscillation) is selected as the CPU clock, when the high- speed system clock (X1 oscillation) is selected as the CPU clock, when the high- speed system clock (X1 oscillation) is selected as the CPU clock, when the high- speed system clock (X1 oscillation) is selected as the CPU clock, when the high- speed system clock (X1 oscillation) is selected as the CPU clock, when the high- speed system clock (X1 oscillation) is selected as the CPU clock, the oscillation stabilization time is counted after the STOP mode is released.           PCC: Processor clock control register         Be sure to clear bits 3 and 7 to '0'. Confirm that bit 5 (CLS) of the processor clock control register (PCC) is 0 (CPU is operating onthin ans system clock) when changing the current values of XTSTART, EXCLKS, and OSCSELS.           RCM: Internal socillation mode register         When setting RSTOP to 1, be sure to confirm that the CPU operates with the subsystem clock) when ACS = 1 (when CPU operates with the subsystem clock) when ACS = 1 (when CPU operates with the subsystem clock) in addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock before setting RSTOP to 1. MOC: Main OSC when MCS = 1 (when CPU operates with the subsystem clock) before setting MSTOP to 0. while bit 6 (OSCSEL) of the clock operation mode select register	Image: constraint of the second sec	Image: construction of the selected as the CPU clock, supply of the CPU clock is stopped for 0.06 to 16.15 //2 as fart APPH is set to 1. When the high-speed system clock (sternal clock input) is selected as the CPU clock, supply of the CPU clock is stopped for the duration of 10 external clock after AMPH is set to 1.           If the STOP instruction is secured when AMPH = 1, supply of the CPU clock is stopped for the duration of 10 clock is astopped for the duration of 10 clock in astopped for the duration of 10 clock is astopped for 1 the duratis astopped for the duration duration duratis durat						

Chapter	Classification	Function	Details of Function	Cautions	F	(4/ Page	/ <u>23)</u> ÷
Chapter 6	Hard Cl	Clock generator	OSTC: Oscillation stabilization time counter status register	The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).	p. 1	¥1	
	Soft		OSTS: Oscillation stabilization time	To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before executing the STOP instruction.	p. 1	12	
			select register	Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.	p. 1	12	
				The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows. • Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.	p. 14	12	
	Hard			The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).	p. 1	12	
		X1/XT1 oscillator	_	<ul> <li>When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 6-9 and 6-10 to avoid an adverse effect from wiring capacitance.</li> <li>Keep the wiring length as short as possible.</li> <li>Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.</li> <li>Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.</li> <li>Do not fetch signals from the oscillator.</li> <li>Note that the XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption.</li> </ul>	p. 1	14	
		Clask		When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.	p. 1		
		Clock generator operation when power supply voltage is turned on	_	It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK and EXCLKS pins is used. A voltage oscillation stabilization time of 1.93 to 5.39 ms is required after the supply voltage reaches 1.59 V (TYP.). If the supply voltage rises from 1.59 V (TYP.) to 2.7 V (TYP.) within 1.93 ms, the power supply oscillation stabilization time of 0 to 5.39 ms is automatically generated before reset processing.	pp. <sup>-</sup> 150 p. 1		
	Soft	Controlling high-speed system clock	X1/P121 and X2/EXCLK/P122	The X1/P121 and X2/EXCLK/P122 pins are in the I/O port mode after a reset release.	p. 1	51	
			X1 clock	Do not change the value of EXCLK and OSCSEL while the X1 clock is operating. Set the X1 clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: TA = • 40 to +125°C).	p. 1 p. 1		
			External main system clock	Do not change the value of EXCLK and OSCSEL while the external main system clock is operating. Set the external main system clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: TA = • 40 to +125°C).	p. 14		

					(	(5/2	23)	
Chapter	Classification	Function	Details of Function	Cautions	Pa	ıge		
Chapter 6	Soft	Controlling high-speed	Main system clock	If the high-speed system clock is selected as the main system clock, a clock other than the high-speed system clock cannot be set as the peripheral hardware clock.	p. 153	3		
Cha		system clock	High-speed system clock	Be sure to confirm that MCS = 0 or CLS = 1 when setting MSTOP to 1. In addition, stop peripheral hardware that is operating on the high-speed system clock.	p. 154	4		
		controlling internal high- speed oscillation clock	internal high- speed oscillation clock	Be sure to confirm that MCS = 1 or CLS = 1 when setting RSTOP to 1. In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock.	p. 156	5		
		Controlling subsystem clock	XT1/P123 and XT2/EXCLKS/ P124	The XT1/P123 and XT2/EXCLKS/P124 pins are in the I/O port mode after a reset release.	p. 156	3		
			XT1 clock, external subsystem clock	Do not change the value of XTSTART, EXCLKS, and OSCSELS while the subsystem clock is operating.	pp. 15 157	6,		
				Subsystem clock	Be sure to confirm that CLS = 0 when clearing OSCSELS to 0. In addition, stop the watch timer if it is operating on the subsystem clock.	p. 157	7	
				The subsystem clock oscillation cannot be stopped using the STOP instruction.	p. 157	7		
		controlling internal low- speed oscillation clock	Internal low-speed oscillation clock	If "Internal low-speed oscillator cannot be stopped" is selected by the option byte, oscillation of the internal low-speed oscillation clock cannot be controlled.	p. 158	3		
	-	CPU clock	_	Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: $TA = •40$ to $+125^{\circ}C$ ).	pp. 16 161, <sup>-</sup>		_	
				Selection of the main system clock cycle division factor (PCC0 to PCC2) and switchover from the main system clock to the subsystem clock (changing CSS from 0 to 1) should not be set simultaneously. Simultaneous setting is possible, however, for selection of the main system clock cycle division factor (PCC0 to PCC2) and switchover from the subsystem clock to the main system clock (changing CSS from 1 to 0).	p. 165	5		
				When switching the internal high-speed oscillation clock to the high-speed system clock, bit 2 (XSEL) of MCM must be set to 1 in advance. The value of XSEL can be changed only once after a reset release.	p. 166	6		
oter 7	Hard	16-bit timer/event	-	The valid edge of TI010 and timer output (TO00) cannot be used for the P01 pin at the same time. Select either of the functions.	p. 169	Э		
Chapter	Soft	counter 00		If clearing of bits 3 and 2 (TMC003 and TMC002) of 16-bit timer mode control register 00 (TMC00) to 00 and input of the capture trigger conflict, then the captured data is undefined.	p. 170	D		
				To change the mode from the capture mode to the comparison mode, first clear the TMC003 and TMC002 bits to 00, and then change the setting. A value that has been once captured remains stored in CR000 unless the device is reset. If the mode has been changed to the comparison mode, be sure to set a comparison value.	p. 170	)		
			TM00: 16-bit timer counter 00	Even if TM00 is read, the value is not captured by CR010.	p. 170	D		
			CR000, CR010: 16-bit timer	CR000 does not perform the capture operation when it is set in the comparison mode, even if a capture trigger is input to it.	p. 17 <sup>.</sup>	1		
			capture/compare register 000, 010	CR010 does not perform the capture operation when it is set in the comparison mode, even if a capture trigger is input to it.	p. 17 <sup>.</sup>	1		

		<b></b>	1		r ì	6/23)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 7	Soft	16-bit timer/event counter 00	CR000, CR010: 16-bit timer capture/compare register 000, 010	To capture the count value of the TM00 register to the CR000 register by using the phase reverse to that input to the TI000 pin, the interrupt request signal (INTTM000) is not generated after the value has been captured. If the valid edge is detected on the TI010 pin during this operation, the capture operation is not performed but the INTTM000 signal is generated as an external interrupt signal. To not use the external interrupt, mask the INTTM000 signal.	p. 173	
			TMC00: 16-bit timer mode control register 00	16-bit timer/event counter 00 starts operation at the moment TMC002 and TMC003 are set to values other than 00 (operation stop mode), respectively. Set TMC002 and TMC003 to 00 to stop the operation.	p. 174	
	Hard		CRC00: Capture/compare control register 00	To ensure that the capture operation is performed properly, the capture trigger requires a pulse two cycles longer than the count clock selected by prescaler mode register 00 (PRM00).	p. 176	
	Soft		TOC00: 16-bit timer output control register 00	Be sure to set TOC00 using the following procedure. <1> Set TOC004 and TOC001 to 1. <2> Set only TOE00 to 1. <3> Set either of LVS00 or LVR00 to 1.	p. 177	
			PRM00: Prescaler mode register 00	Do not apply the following setting when setting the PRM001 and PRM000 bits to 11 (to specify the valid edge of the TI000 pin as a count clock). • Clear & start mode entered by the TI000 pin valid edge • Setting the TI000 pin as a capture trigger	p. 179	
				If the operation of the 16-bit timer/event counter 00 is enabled when the TI000 or TI010 pin is at high level and when the valid edge of the TI000 or TI010 pin is specified to be the rising edge or both edges, the high level of the TI000 or TI010 pin is detected as a rising edge. Note this when the TI000 or TI010 pin is pulled up. However, the rising edge is not detected when the timer operation has been once stopped and then is enabled again.	p. 179	
	Hard			The valid edge of TI010 and timer output (TO00) cannot be used for the P01 pin at the same time. Select either of the functions.	p. 179	
	Soft		clear & start mode entered by TI000 pin valid edge input	Do not set the count clock as the valid edge of the TI000 pin (PRM001 and PRM000 = 11). When PRM001 and PRM000 = 11, TM00 is cleared.	p. 191	
			PPG output	To change the duty factor (value of CR010) during operation, see 7.5.1 Rewriting CR010 during TM00 operation.	p. 213	
				Set values to CR000 and CR010 such that the condition 0000H $\leq$ CR010 < CR000 $\leq$ FFFFH is satisfied.	p. 214	
			One-shot pulse output	Do not input the trigger again (setting OSPT00 to 1 or detecting the valid edge of the TI000 pin) while the one-shot pulse is output. To output the one-shot pulse again, generate the trigger after the current one-shot pulse output has completed.	p. 216	
				To use only the setting of OSPT00 to 1 as the trigger of one-shot pulse output, do not change the level of the TI000 pin or its alternate function port pin. Otherwise, the pulse will be unexpectedly output.	p. 216	
				Do not set the same value to CR000 and CR010.	p. 218	
			LVS00 and LVR00	Be sure to set LVS00 and LVR00 following steps <1>, <2>, and <3> above. Step <2> can be performed after <1> and before <3>.	p. 230	
			_	Table 7-3 shows the restrictions for each channel.	p. 231	
	Hard		Timer start errors	An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because counting TM00 is started asynchronously to the count pulse.	p. 231	
	Soft		CR000, CR010: 16-bit timer capture/compare register 000, 010	In clear & start mode entered upon a match between TM00 and CR000, set a value other than 0000H to CR000 and CR010 (TM00 cannot count one pulse when it is used as an external event counter).	p. 231	

					(7	7/23	
Chapter	Classification	Function	Details of Function	Cautions	Ρα	le	
Chapter 7	Soft	16-bit timer/event counter 00	CR000, CR010: 16-bit timer capture/compare register 000, 010	When the valid edge is input to the TI000/TI010 pin and the reverse phase of the TI000 pin is detected while CR000/CR010 is read, CR010 performs a capture operation but the read value of CR000/CR010 is not guaranteed. At this time, an interrupt signal (INTTM000/INTTM010) is generated when the valid edge of the TI000/TI010 pin is detected (the interrupt signal is not generated when the reverse-phase edge of the TI000 pin is detected). When the count value is captured because the valid edge of the TI000/TI010 pin was detected, read the value of CR000/CR010 after INTTM000/INTTM010 is generated.	p. 232		
				The values of CR000 and CR010 are not guaranteed after 16-bit timer/event counter 00 stops.	p. 232		
			ES000 and ES001	Set the valid edge of the TI000 pin while the timer operation is stopped (TMC003 and TMC002 = 00). Set the valid edge by using ES000 and ES001.	p. 232		
			Re-triggering one- shot pulse	Make sure that the trigger is not generated while an active level is being output in the one- shot pulse output mode. Be sure to input the next trigger after the current active level is output.	p. 232		
			OVF00	The OVF00 flag is set to 1 in the following case, as well as when TM00 overflows. Select the clear & start mode entered upon a match between TM00 and CR000. →Set CR000 to FFFFH. →When TM00 matches CR000 and TM00 is cleared from FFFFH to 0000H	p. 233		
					Even if the OVF00 flag is cleared to 0 after TM00 overflows and before the next count clock is counted (before the value of TM00 becomes 0001H), it is set to 1 again and clearing is invalid.	p. 233	
			One-shot pulse output	One-shot pulse output operates correctly in the free-running timer mode or the clear & start mode entered by the TI000 pin valid edge. The one-shot pulse cannot be output in the clear & start mode entered upon a match between TM00 and CR000.	p. 233		
				TI000	When the valid edge of TI000 is specified as the count clock, the capture register for which TI000 is specified as a trigger does not operate correctly.	p. 234	
	Hard		TI000, TI010	To accurately capture the count value, the pulse input to the TI000 and TI010 pins as a capture trigger must be wider than two count clocks selected by PRM00 (see Figure 7-7).	p. 234		
			INTTM000 and INTTM010	The capture operation is performed at the falling edge of the count clock but the interrupt signals (INTTM000 and INTTM010) are generated at the rising edge of the next count clock (see Figure 7-7).	p. 234		
	Soft		CRC001 is set to 1	When the count value of the TM00 register is captured to the CR000 register in the phase reverse to the signal input to the Tl000 pin, the interrupt signal (INTTM000) is not generated after the count value is captured. If the valid edge is detected on the Tl010 pin during this operation, the capture operation is not performed but the INTTM000 signal is generated as an external interrupt signal. Mask the INTTM000 signal when the external interrupt is not used.	p. 234		
	Hard		Specifying valid edge after reset	If the operation of the 16-bit timer/event counter 00 is enabled after reset and while the TI000 or TI010 pin is at high level and when the rising edge or both the edges are specified as the valid edge of the TI000 or TI010 pin, then the high level of the TI000 or TI010 pin is detected as the rising edge. Note this when the TI000 or TI010 pin is pulled up. However, the rising edge is not detected when the operation is once stopped and then enabled again.	p. 234		
			Sampling clock for eliminating noise	The sampling clock for eliminating noise differs depending on whether the valid edge of TI000 is used as the count clock or capture trigger. In the former case, the sampling clock is fixed to f <sub>PRS</sub> . In the latter, the count clock selected by PRM00 is used for sampling. When the signal input to the TI000 pin is sampled and the valid level is detected two times in a row, the valid edge is detected. Therefore, noise having a short pulse width can be eliminated (see Figure 7-7).	p. 234		
			TI000/TI010	The signal input to the TI000/TI010 pin is not acknowledged while the timer is stopped, regardless of the operation mode of the CPU.	p. 234	C	

	c	Function	Details of Function	Cautions	(8 Pag	8/23)
Chapter	Classification	Tunction			Tay	6
Chapter 8	Soft	8-bit timer/event	CR5n: 8-bit timer compare register	In the mode in which clear & start occurs on a match of TM5n and CR5n (TMC5n6 = 0), do not write other values to CR5n during operation.	p. 237	
Cha		counters 50 and 51	5n	In PWM mode, make the CR5n rewrite period 3 count clocks of the count clock (clock selected by TCL5n) or more.	p. 237	
			TCL50: Timer	When rewriting TCL50 to other data, stop the timer operation beforehand.	p. 238	
			clock selection register 50	Be sure to clear bits 3 to 7 to "0".	p. 238	
			TCL51: Timer	When rewriting TCL51 to other data, stop the timer operation beforehand.	p. 239	
			clock selection register 51	Be sure to clear bits 3 to 7 to "0".	p. 239	
			TMC5n: 8-bit	The settings of LVS5n and LVR5n are valid in other than PWM mode.	p. 241	
			timer mode control register 5	Perform <1> to <4> below in the following order, not at the same time.         <1> Set TMC5n1, TMC5n6:       Operation mode setting         <2> Set TOE5n to enable output:       Timer output enable         <3> Set LVS5n, LVR5n:       Timer F/F setting         <4> Set TCE5n       Vertice	p. 241	
				When TCE5n = 1, setting the other bits of TMC5n is prohibited.	p. 241	
				The actual TO50/TI50/P17 and TO51/TI51/P33/INTP4 pin outputs are determined depending on PM17 and P17, and PM33 and P33, besides TO5n output.	p. 241	
			Interval timer	Do not write other values to CR5n during operation.	p. 243	
			Square-wave output	Do not write other values to CR5n during operation.	p. 246	
			PWM output	In PWM mode, make the CR5n rewrite period 3 count clocks of the count clock (clock selected by TCL5n) or more.	p. 247	
				When reading from CR5n between <1> and <2> in Figure 8-15, the value read differs from the actual value (read value: M, actual value of CR5n: N).	p. 250	
			Timer start error	An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 8-bit timer counters 50 and 51 (TM50, TM51) are started asynchronously to the count clock.	p. 251	
Chapter 9	Soft	8-bit timers H0 and H1	CMP0n: 8-bit timer H compare register 0n	CMP0n cannot be rewritten during timer count operation. CMP0n can be refreshed (the same value is written) during timer count operation.	p. 255	
0			CMP1n: 8-bit timer H compare register 1n	In the PWM output mode and carrier generator mode, be sure to set CMP1n when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to CMP1n).	p. 255	
			TMHMD0: 8 bit timer H mode	When TMHE0 = 1, setting the other bits of TMHMD0 is prohibited. However, TMHMD0 can be refreshed (the same value is written).	p. 258	
			register 0	In the PWM output mode, be sure to set the 8 bit timer H compare register 10 (CMP10) when starting the timer count operation (TMHE0 = 1) after the timer count operation was stopped (TMHE0 = 0) (be sure to set again even if setting the same value to CMP10).	p. 258	
				The actual TOH0/P15 pin output is determined depending on PM15 and P15, besides TOH0 output.	p. 258	
			TMHMD1: 8-bit timer H mode	When TMHE1 = 1, setting the other bits of TMHMD1 is prohibited. However, TMHMD1 can be refreshed (the same value is written).	p. 260	
			register 1	In the PWM output mode and carrier generator mode, be sure to set the 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).	p. 260	
				When the carrier generator mode is used, set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.	p. 260	
				The actual TOH1/INTP5/P16 pin output is determined depending on PM16 and P16, besides TOH1 output.	p. 260	

			•	r	(9	9/23)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 9	Soft	8-bit timers H0 and H1	TMCYC1: 8-bit timer H carrier register 1	Do not rewrite RMC1 when TMHE = 1. However, TMCYC1 can be refreshed (the same value is written).	p. 260	
0	Hard		PWM output	The set value of the CMP1n register can be changed while the timer counter is operating. However, this takes a duration of three operating clocks (signal selected by the CKSn2 to CKSn0 bits of the TMHMDn register) from when the value of the CMP1n register is changed until the value is transferred to the register.	p. 266	
	Soft			Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMP1n register).	p. 266	
				Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are within the following range. $00H \le CMP1n (M) < CMP0n (N) \le FFH$	p. 266	
			Carrier generator (8-bit timer H1	Do not rewrite the NRZB1 bit again until at least the second clock after it has been rewritten, or else the transfer from the NRZB1 bit to the NRZ1 bit is not guaranteed.	p. 272	
			only)	When the 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated at the timing of <1>. When the 8-bit timer/event counter 51 is used in a mode other than the carrier generator mode, the timing of the interrupt generation differs.	p. 272	
				Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).	p. 274	
				Set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.	p. 274	
				Set the values of the CMP01 and CMP11 registers in a range of 01H to FFH.	p. 274	
				The set value of the CMP11 register can be changed while the timer counter is operating. However, it takes the duration of three operating clocks (signal selected by the CKS12 to CKS10 bits of the TMHMD1 register) since the value of the CMP11 register has been changed until the value is transferred to the register.	p. 274	
				Be sure to set the RMC1 bit before the count operation is started.	p. 274	
Chapter 10	Soft	Watch timer	WTM: Watch timer operation mode register	Do not change the count clock and interval time (by setting bits 4 to 7 (WTM4 to WTM7) of WTM) during watch timer operation.	p. 281	
C	Hard		Interrupt request	When operation of the watch timer and 5-bit counter is enabled by the watch timer mode control register (WTM) (by setting bits 0 (WTM0) and 1 (WTM1) of WTM to 1), the interval until the first interrupt request signal (INTWT) is generated after the register is set does not exactly match the specification made with bits 2 and 3 (WTM2, WTM3) of WTM. Subsequently, however, the INTWT signal is generated at the specified intervals.	p. 283	
Chapter 11	Soft	Watchdog timer	WDTE: Watchdog timer enable register	If a value other than ACH is written to WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.	p. 286	
Ch				If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.	p. 286	
				The value read from WDTE is 9AH/1AH (this differs from the written value (ACH)).	p. 286	
			Operation control	The first writing to WDTE after a reset release clears the watchdog timer, if it is made before the overflow time regardless of the timing of the writing, and the watchdog timer starts counting again.	p. 287	
				If the watchdog timer is cleared by writing "ACH" to WDTE, the actual overflow time may be different from the overflow time set by the option byte by up to 2/f <sub>RL</sub> seconds.	p. 287	
				The watchdog timer can be cleared immediately before the count value overflows (FFFFH).	p. 287	

			1		(10	)/23)	
Chapter	Classification	Function	Details of Function	Cautions	Pag	e	
Chapter 11	Soft	Watchdog timer	Operation control	The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (LSROSC) of the option byte. If LSROSC = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is not cleared to 0 but starts counting from the value at which it was stopped. If oscillation of the internal low-speed oscillator is stopped by setting LSRSTOP (bit 1 of the internal oscillation mode register (RCM) = 1) when LSROSC = 0, the watchdog timer stops operating. At this time, the counter is not cleared to 0.	p. 288		
			Setting overflow time of watchdog	The combination of WDCS2 = WDCS1 = WDCS0 = 0 and WINDOW1 = WINDOW0 = 0 is prohibited.	pp. 288 289	, 🗌	
				timer, Setting window open period of watchdog time	The watchdog timer continues its operation during self-programming and EEPROM emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.	pp. 288 289	, 🗌
			Carrier generator (8-bit timer H1 only)	The first writing to WDTE after a reset release clears the watchdog timer, if it is made before the overflow time regardless of the timing of the writing, and the watchdog timer starts counting again.	p. 289		
Chapter 12	Soft	Clock output controller	CKS: clock output select register	Set CCS3 to CCS0 while the clock output operation is stopped (CLOE = 0).	p. 293		
Chapter 13	soft	A/D converter	ADCR: 10-bit A/D conversion register, ADCRH: 8-bit A/D conversion register	When data is read from ADCR and ADCRH, a wait cycle is generated. Do not read data from ADCR and ADCRH when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 297		
			ADM: A/D converter mode	A/D conversion must be stopped before rewriting bits FR0 to FR2, LV1, and LV0 to values other than the identical data.	p. 299		
				register	If data is written to ADM, a wait cycle is generated. Do not write data to ADM when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 299	
				A/D conversion timer selection	<ul> <li>Set the conversion times with the following conditions.</li> <li>4.0 V ≤ AVREF ≤ 5.5 V: faD = 0.6 to 3.6 MHz</li> <li>2.7 V ≤ AVREF &lt; 4.0 V: faD = 0.6 to 1.8 MHz</li> <li>2.3 V ≤ AVREF &lt; 2.7 V: faD = 0.6 to 1.48 MHz</li> </ul>	p. 300	
				When rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.	p. 300		
				Change LV1 and LV0 from the default value, when $2.3 \text{ V} \le \text{AV}_{\text{REF}} < 2.7 \text{ V}$ . The above conversion time does not include clock frequency errors. Select conversion	p. 300 p. 300		
			ADCR: 10-bit A/D conversion register	time, taking clock frequency errors into consideration. When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.	p. 301		
				If data is read from ADCR, a wait cycle is generated. Do not read data from ADCR when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 301		
			ADCRH: 8-bit A/D conversion register	When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.	p. 302		

					(11	/23)								
Chapter	Classification	Function	Details of Function	Cautions	Pag	э								
Chapter 13	Soft	A/D converter	ADCRH: 8-bit A/D conversion register	If data is read from ADCRH, a wait cycle is generated. Do not read data from ADCRH when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 302									
ō			ADS: Analog input	Be sure to clear bits 3 to 7 to "0".	p. 303									
			channel specification register	If data is written to ADS, a wait cycle is generated. Do not write data to ADS when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 303									
					ADS: Analog input channel specification register, ADPC: A/D port configuration register (ADPC)	Set a channel to be used for A/D conversion in the input mode by using port mode register 2 (PM2).	рр. 303, 304							
												ADPC: A/D port configuration register (ADPC)	If data is written to ADPC, a wait cycle is generated. Do not write data to ADPC when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 304
				Basic operations of A/D converter	Make sure the period of <1> to <5> is 1 $\mu$ s or more.	p. 306								
			A/D conversion	Make sure the period of <1> to <5> is 1 $\mu$ s or more.	p. 310									
			operation	<1> may be done between <2> and <4>.	p. 310									
				<1> can be omitted. However, ignore data of the first conversion after <5> in this case.	p. 310									
				FRO	The period from <6> to <9> differs from the conversion time set using bits 5 to 1 (FR2 to FR0, LV1, LV0) of ADM. The period from <8> to <9> is the conversion time set using FR2 to FR0, LV1, and LV0.	p. 310								
			Operating current in STOP mode	The A/D converter stops operating in the STOP mode. At this time, the operating current can be reduced by clearing bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0. To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1L (IF1L) to 0 and start operation.	p. 313									
	Hard		Input range of ANI0 to ANI7	Observe the rated range of the ANI0 to ANI7 input voltage. If a voltage of $AV_{\text{REF}}$ or higher and $AV_{ss}$ or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.	p. 313									
	Soft		Conflicting operations	If conflict occurs between A/D conversion result register (ADCR, ADCRH) write and ADCR or ADCRH read by instruction upon the end of conversion, ADCR or ADCRH read has priority. After the read operation, the new conversion result is written to ADCR or ADCRH.	p. 313									
				If conflict occurs between ADCR or ADCRH write and A/D converter mode register (ADM) write, analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion, ADM, ADS, or ADPC write has priority. ADCR or ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.	p. 313									
	Hard		Noise countermeasures	<ul> <li>To maintain the 10-bit resolution, attention must be paid to noise input to the AVREF pin and pins ANI0 to ANI7.</li> <li>&lt;1&gt; Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply.</li> <li>&lt;2&gt; The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external C as shown in Figure 13-20 is recommended.</li> <li>&lt;3&gt; Do not switch these pins with other pins during conversion.</li> <li>&lt;4&gt; The accuracy is improved if the HALT mode is set immediately after the start of conversion.</li> </ul>	p. 313									

rr					(12	2/23)							
Chapter	Classification	Function	Details of Function	Cautions	Pag	e							
Chapter 13	Hard	A/D converter	ANI0/P20 to ANI7/P27	The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27). When A/D conversion is performed with any of ANI0 to ANI7 selected, do not access P20 to P27 while conversion is in progress; otherwise the conversion resolution may be degraded. It is recommended to select pins used as P20 to P27 starting with the ANI0/P20 that is the furthest from AV <sub>REF</sub> .	p. 314								
				If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.	p. 314								
			Input impedance of ANI0 to ANI7 pins	This A/D converter charges a sampling capacitor for sampling during sampling time. Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states. To make sure that sampling is effective, however, it is recommended to keep the output impedance of the analog input source to within 10 k $\Omega$ , and to connect a capacitor of about 100 pF to the ANI0 to ANI7 pins (see Figure 13-20).	p. 314								
											AV <sub>REF</sub> pin input impedance	A series resistor string of several tens of $k\Omega$ is connected between the AV <sub>REF</sub> and AV <sub>SS</sub> pins. Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AV <sub>REF</sub> and AV <sub>SS</sub> pins, resulting in a large reference voltage error.	p. 314
	Soft		Interrupt request flag (ADIF)	The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed. Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended. When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.	p. 315								
			Conversion results just after A/D conversion start	The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 $\mu$ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.	p. 315								
			A/D conversion result register (ADCR, ADCRH) read operation	When a write operation is performed to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using a timing other than the above may cause an incorrect conversion result to be read.	p. 315								
Chapter 14	Soft	Serial interface UART0	UART mode	If clock supply to serial interface UART0 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART0 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TXD0 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER0 = 0, RXE0 = 0, and TXE0 = 0.	p. 317								
				Set POWER0 = 1 and then set TXE0 = 1 (transmission) or RXE0 = 1 (reception) to start communication.	p. 317								
				TXE0 and RXE0 are synchronized by the base clock (fxcLk0) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.	p. 317								
				Set transmit data to TXS0 at least one base clock ( $f_{XCLK0}$ ) after setting TXE0 = 1.	pp. 317 320	, 🗆							
			TXS0: Transmit shift register 0	Do not write the next transmit data to TXS0 before the transmission completion interrupt signal (INTST0) is generated.	p. 320								

					(1	3/23)
Chapter	Classification	Function	Details of Function	Cautions	Pa	je
Chapter 14	Soft	Serial interface	ASIM0: Asynchronous	To start the transmission, set POWER0 to 1 and then set TXE0 to 1. To stop the transmission, clear TXE0 to 0, and then clear POWER0 to 0.	p. 322	
Chap		UART0	operation mode register 0	To start the reception, set POWER0 to 1 and then set RXE0 to 1. To stop the reception, clear RXE0 to 0, and then clear POWER0 to 0.	p. 322	
				Set POWER0 to 1 and then set RXE0 to 1 while a high level is input to the RxD0 pin. If POWER0 is set to 1 and RXE0 is set to 1 while a low level is input, reception is started.	p. 322	
				TXE0 and RXE0 are synchronized by the base clock (fxcLK0) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.	p. 322	
				Set transmit data to TXS0 at least one base clock ( $f_{XCLK0}$ ) after setting TXE0 = 1.	p. 322	
				Clear the TXE0 and RXE0 bits to 0 before rewriting the PS01, PS00, and CL0 bits.	p. 322	
				Make sure that TXE0 = 0 when rewriting the SL0 bit. Reception is always performed with "number of stop bits = 1", and therefore, is not affected by the set value of the SL0 bit.	p. 322	
				Be sure to set bit 0 to 1.	p. 322	
			ASIS0: Asynchronous serial interface reception error status register 0	The operation of the PE0 bit differs depending on the set values of the PS01 and PS00 bits of asynchronous serial interface operation mode register 0 (ASIM0).	p. 323	
				For the stop bit of the receive data, only the first stop bit is checked regardless of the number of the stops bits.	p. 323	
			status register 0	If an overrun error occurs, the next receive data is not written to receive buffer register 0 (RXB0) but discarded.	p. 323	
				If data is read from ASIS0, a wait cycle is generated. Do not read data from ASIS0 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 323	
			BRGC0: Baud rate generator	Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the MDL04 to MDL00 bits.	p. 325	
	Hard		control register 0	The baud rate value is the output clock of the 5-bit counter divided by 2.	p. 325	
	Soft		POWER0, TXE0, RXE0: Bits 7, 6, 5 of ASIM0	Clear POWER0 to 0 after clearing TXE0 and RXE0 to 0 to set the operation stop mode. To start the communication, set POWER0 to 1, and then set TXE0 or RXE0 to 1.	p. 326	
			UART mode	Take relationship with the other party of communication when setting the port mode register and port register.	p. 327	
			UART transmission	After transmit data is written to TXS0, do not write the next transmit data before the transmission completion interrupt signal (INTST0) is generated.	p. 330	
			UART reception	If a reception error occurs, read asynchronous serial interface reception error status register 0 (ASIS0) and then read receive buffer register 0 (RXB0) to clear the error flag. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.	p. 331	
				Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.	p. 331	
			Error of baud rate	Keep the baud rate error during transmission to within the permissible error range at the reception destination.	p. 334	
				Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.	p. 334	
			Permissible baud rate range during reception	Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.	p. 337	
Cnapter 15	Soft	Serial interface UART6	UART mode	The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.	p. 339	

	-				· · ·	4/23)
Chapter	Classification	Function	Details of Function	Cautions	Pa	je
Chapter 15	Soft	Serial interface UART6	UART mode	If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TXD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.	p. 339	
				Set POWER6 = 1 and then set TXE6 = 1 (transmission) or RXE6 = 1 (reception) to start communication.	p. 339	
			TXB6: Transmit	TXE6 and RXE6 are synchronized by the base clock (fxcLK6) set by CKSR6. To enable transmission or reception again, set TXE6 or RXE6 to 1 at least two clocks of the base clock after TXE6 or RXE6 has been cleared to 0. If TXE6 or RXE6 is set within two clocks of the base clock, the transmission circuit or reception circuit may not be initialized.	p. 339	
				Set transmit data to TXB6 at least one base clock (fxclk6) after setting TXE6 = 1.	p. 339	
				If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if the interface is used in LIN communication operation.	p. 339	
			TXB6: Transmit buffer register 6	Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission status register 6 (ASIF6) is 1.	p. 345	
				Do not refresh (write the same value to) TXB6 by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) are 1 or when bits 7 and 5 (POWER6, RXE6) of ASIM6 are 1).	p. 345	
				Set transmit data to TXB6 at least one base clock ( $f_{XCLK6}$ ) after setting TXE6 = 1.	p. 345	
			Asynchronous serial interface operation mode register 6	To start the transmission, set POWER6 to 1 and then set TXE6 to 1. To stop the transmission, clear TXE6 to 0, and then clear POWER6 to 0.	p. 347	
				To start the reception, set POWER6 to 1 and then set RXE6 to 1. To stop the reception, clear RXE6 to 0, and then clear POWER6 to 0.	p. 347	
				Set POWER6 to 1 and then set RXE6 to 1 while a high level is input to the RXD6 pin. If POWER6 is set to 1 and RXE6 is set to 1 while a low level is input, reception is started.	p. 347	
				TXE6 and RXE6 are synchronized by the base clock (fxcLK6) set by CKSR6. To enable transmission or reception again, set TXE6 or RXE6 to 1 at least two clocks of the base clock after TXE6 or RXE6 has been cleared to 0. If TXE6 or RXE6 is set within two clocks of the base clock, the transmission circuit or reception circuit may not be initialized.	p. 347	
				Set transmit data to TXB6 at least one base clock ( $f_{XCLK6}$ ) after setting TXE6 = 1.	p. 347	
				Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.	p. 347	
				Fix the PS61 and PS60 bits to 0 when used in LIN communication operation.	p. 347	
				Clear TXE6 to 0 before rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.	p. 347	
				Make sure that RXE6 = 0 when rewriting the ISRM6 bit.	p. 347	
			ASIS6: Asynchronous	The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).	p. 348	
			serial interface reception error status register 6	For the stop bit of the receive data, only the first stop bit is checked regardless of the number of stop bits.	p. 348	
				If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.	p. 348	
				If data is read from ASIS6, a wait cycle is generated. Do not read data from ASIS6 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 348	
			ASIF6: Asynchronous serial interface transmission status register 6	To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.	p. 349	

					(1	5/23)
Chapter	Classification	Function	Details of Function	Cautions	Ρας	le
Chapter 15	Soft	Serial interface UART6	ASIF6: Asynchronous serial interface transmission status register 6	To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.	p. 349	
			CKSR6: Clock selection register 6	Make sure POWER6 = 0 when rewriting TPS63 to TPS60.	p. 350	
			BRGC6: Baud rate generator	Make sure that bit 6 (TXE6) and bit 5 (RXE6) of the ASIM6 register = 0 when rewriting the MDL67 to MDL60 bits.	p. 351	
	Hard		control register 6	The baud rate is the output clock of the 8-bit counter divided by 2.	p. 351	
	Soft		ASICL6: Asynchronous serial interface control register 6	ASICL6 can be refreshed (the same value is written) by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of ASIM6 = 1 or bits 7 and 5 (POWER6, RXE6) of ASIM6 = 1). However, do not set both SBRT6 and SBTT6 to 1 by a refresh operation during SBF reception (SBRT6 = 1) or SBF transmission (until INTST6 occurs since SBTT6 has been set (1)), because it may re-trigger SBF reception or SBF transmission.	p. 352	
				In the case of an SBF reception error, the mode returns to the SBF reception mode. The status of the SBRF6 flag is held (1).	p. 353	
				Before setting the SBRT6 bit, make sure that bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1. After setting the SBRT6 bit to 1, do not clear it to 0 before SBF reception is completed (before an interrupt request signal is generated).	p. 353	
				The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF reception has been correctly completed.	p. 353	
				Before setting the SBTT6 bit to 1, make sure that bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1. After setting the SBTT6 bit to 1, do not clear it to 0 before SBF transmission is completed (before an interrupt request signal is generated).	p. 353	
				The read value of the SBTT6 bit is always 0. SBTT6 is automatically cleared to 0 at the end of SBF transmission.	p. 353	
				Do not set the SBRT6 bit to 1 during reception, and do not set the SBTT6 bit to 1 during transmission.	p. 353	
				Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.	p. 353	
			POWER6, TXE6, RXE6: Bits 7, 6, 5 of ASIM6	Clear POWER6 to 0 after clearing TXE6 and RXE6 to 0 to stop the operation. To start the communication, set POWER6 to 1, and then set TXE6 or RXE6 to 1.	p. 355	
			UART mode	Take relationship with the other party of communication when setting the port mode register and port register.	p. 356	
			Parity types and operation	Fix the PS61 and PS60 bits to 0 when the device is used in LIN communication operation.	p. 359	
			Continuous transmission	The TXBF6 and TXSF6 flags of the ASIF6 register change from "10" to "11", and to "01" during continuous transmission. To check the status, therefore, do not use a combination of the TXBF6 and TXSF6 flags for judgment. Read only the TXBF6 flag when executing continuous transmission.	p. 361	
				When the device is use in LIN communication operation, the continuous transmission function cannot be used. Make sure that asynchronous serial interface transmission status register 6 (ASIF6) is 00H before writing transmit data to transmit buffer register 6 (TXB6).	p. 361	
				To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.	p. 361	

			1		(1	6/23)										
Chapter	Classification	Function	Details of Function	Cautions	Pa	ge										
Chapter 15	Soft	Serial interface UART6	Continuous transmission	To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.	p. 361											
				During continuous transmission, the next transmission may complete before execution of INTST6 interrupt servicing after transmission of one data frame. As a countermeasure, detection can be performed by developing a program that can count the number of transmit data and by referencing the TXSF6 flag.	p. 361											
			Normal reception	If a reception error occurs, read ASIS6 and then RXB6 to clear the error flag. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.	p. 365											
				Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.	p. 365											
				Be sure to read asynchronous serial interface reception error status register 6 (ASIS6) before reading RXB6.	p. 365											
								1	Error of baud rate	Keep the baud rate error during transmission to within the permissible error range at the reception destination.	p. 372					
							Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.	p. 372								
			Permissible baud rate range during reception	Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.	p. 374											
Chapter 16	Soft	5 Serial interface CSI10	SOTB10: Transmit buffer register 10	Do not access SOTB10 when CSOT10 = 1 (during serial communication).	p. 379											
ò			SIO10: Serial I/O shift register 10	Do not access SIO10 when CSOT10 = 1 (during serial communication).	p. 379											
							CSIM10: Serial operation mode register 10	Be sure to clear bit 5 to 0.	p. 380							
				CSIC10: Serial	Do not write to CSIC10 while CSIE10 = 1 (operation enabled).	p. 382	:									
															clock selection register 10	To use P10/SCK10/TXD0 and P12/SO10 as general-purpose ports, set CSIC10 in the default status (00H).
				The phase type of the data clock is type 1 after reset.	p. 382											
			3-wire serial I/O mode	Take relationship with the other party of communication when setting the port mode register and port register.	p. 385											
			Communication operation	Do not access the control register and data register when CSOT10 = 1 (during serial communication).	p. 386											
			SO10 output	If a value is written to TRMD10, DAP10, and DIR10, the output value of SO10 changes.	p. 394	· 🗌										
Chapter 17	Soft	Serial interface IIC0	-	Do not use serial interface IIC0 and the multiplier/divider simultaneously, because various flags corresponding to interrupt request sources are shared among serial interface IIC0 and the multiplier/divider.	p. 395											
C			IIC0: IIC shift	Do not write data to IIC0 during data transfer.	p. 398											
			register 0	Write or read IIC0 only during the wait period. Accessing IIC0 in a communication state other than during the wait period is prohibited. When the device serves as the master, however, IIC0 can be written only once after the communication trigger bit (STT0) is set to 1.	p. 398											
			IICC0: IIC control register 0	The start condition is detected immediately after $I^2C$ is enabled to operate (IICE0 = 1) while the SCL0 line is at high level and the SDA0 line is at low level. Immediately after enabling $I^2C$ to operate (IICE0 = 1), set LREL0 (1) by using a 1-bit memory manipulation instruction.	p. 402											
				When bit 3 (TRC0) of IIC status register 0 (IICS0) is set to 1, WREL0 is set to 1 during the ninth clock and wait is canceled, after which TRC0 is cleared and the SDA0 line is set to high impedance.	p. 405											

	۲	Function	Details of Everation	Cout <sup>in</sup>		7/23)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 17	Soft	Serial interface IIC0	IICS0: IIC status register 0	If data is read from IICS0, a wait cycle is generated. Do not read data from IICS0 when the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped. For details, see CHAPTER 35 CAUTIONS FOR WAIT.	p. 406	
ō			IICF0: IIC flag	Write to STCEN only when the operation is stopped (IICE0 = $0$ ).	p. 409	
			register 0	As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when $STCEN = 1$ , when generating the first start condition ( $STT0 = 1$ ), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.	p. 409	
				Write to IICRSV only when the operation is stopped (IICE0 = 0).	p. 409	
			Selection clock setting	Determine the transfer clock frequency of I <sup>2</sup> C by using CLX0, SMC0, CL01, and CL00 before enabling the operation (by setting bit 7 (IICE0) of IIC control register 0 (IICC0) to 1). To change the transfer clock frequency, clear IICE0 once to 0.	p. 412	
			When STCEN = 0	Immediately after I <sup>2</sup> C operation is enabled (IICE0 = 1), the bus communication status (IICBSY (bit 6 of IICF0) = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication. When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected). Use the following sequence for generating a stop condition. <1> Set IIC clock selection register 0 (IICCL0). <2> Set bit 7 (IICE0) of IIC control register 0 (IICC0) to 1. <3> Set bit 0 (SPT0) of IICC0 to 1.	p. 429	
			When STCEN = 1	Immediately after $l^2C$ operation is enabled (IICE0 = 1), the bus released status (IICBSY = 0) is recognized regardless of the actual bus status. To generate the first start condition (STT0 (bit 1 of IIC control register 0 (IICC0)) = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.	p. 429	
			If other I <sup>2</sup> C communications are already in progress	<ul> <li>If I<sup>2</sup>C operation is enabled and the device participates in communication already in progress when the SDA0 pin is low and the SCL0 pin is high, the macro of I<sup>2</sup>C recognizes that the SDA0 pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, ACK is returned, but this interferes with other I<sup>2</sup>C communications. To avoid this, start I<sup>2</sup>C in the following sequence.</li> <li>&lt;1&gt; Clear bit 4 (SPIE0) of IICC0 to 0 to disable generation of an interrupt request signal (INTIIC0) when the stop condition is detected.</li> <li>&lt;2&gt; Set bit 7 (IICE0) of IICC0 to 1 to enable the operation of I2C.</li> <li>&lt;3&gt; Wait for detection of the start condition.</li> <li>&lt;4&gt; Set bit 6 (LREL0) of IICC0 to 1 before ACK is returned (4 to 80 clocks after setting IICE0 to 1), to forcibly disable detection.</li> </ul>	p. 429	
			Transfer clock frequency setting	Determine the transfer clock frequency by using SMC0, CL01, CL00 (bits 3, 1, and 0 of IICL0), and CLX0 (bit 0 of IICX0) before enabling the operation (IICE0 = 1). To change the transfer clock frequency, clear IICE0 to 0 once.	p. 429	
			STT0, SPT0: Bits 1, 0 of IIC control register 0 (IICC0)	Setting STT0 and SPT0 (bits 1 and 0 of IICC0) again after they are set and before they are cleared to 0 is prohibited.	p. 430	
			Transmission reserve	When transmission is reserved, set SPIE0 (bit 4 of IICL0) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to IIC0 after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set SPIE0 to 1 when MSTS0 (bit 7 of IICS0) is detected by software.	p. 430	

		1	1		(1	8/23)	
Chapter	Classification	Function	Details of Function	Cautions	Pa	ge	
Chapter 18	Soft	Multiplier/ divider (µ PD78F 0524, 78F 0525, 78F 0526, 78F 0527, and 78F0527D only)	_	Do not use serial interface IIC0 and the multiplier/divider simultaneously, because various flags corresponding to interrupt request sources are shared among serial interface IIC0 and the multiplier/divider.	p. 466		
Ċ			SDR0: Remainder data register 0	The value read from SDR0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1) is not guaranteed.	p. 468		
			MDA0H, MDA0L: Multiplication/	SDR0 is reset when the operation is started (when DMUE is set to 1). MDA0H is cleared to 0 when an operation is started in the multiplication mode (when multiplier/divider control register 0 (DMUC0) is set to 81H).	p. 468 p. 468		
			division data register A0	Do not change the value of MDA0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.	p. 468		
				The value read from MDA0 during operation processing (while DMUE is 1) is not guaranteed.	p. 468		
				MDB0: Multiplication/ division data	Do not change the value of MDB0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.	p. 469	
			register B0	Do not clear MDB0 to 0000H in the division mode. If set, undefined operation results are stored in MDA0 and SDR0.	p. 469		
				DMUC0: Multiplier/divider control register 0	If DMUE is cleared to 0 during operation processing (when DMUE is 1), the operation result is not guaranteed. If the operation is completed while the clearing instruction is being executed, the operation result is guaranteed, provided that the interrupt flag is set.	p. 47(	
				Do not change the value of DMUSEL0 during operation processing (while DMUE is 1). If it is changed, undefined operation results are stored in multiplication/division data register A0 (MDA0) and remainder data register 0 (SDR0).	p. 47(		
				If DMUE is cleared to 0 during operation processing (while DMUE is 1), the operation processing is stopped. To execute the operation again, set multiplication/division data register A0 (MDA0), multiplication/division data register B0 (MDB0), and multiplier/divider control register 0 (DMUC0), and start the operation (by setting DMUE to 1).	p. 47(		
19	Soft	Interrupt	1FOL, 1FOH,	Be sure to clear bit 7 of 1F1L and bits 1 to 7 of IF1H to 0.	p. 481		
Chapter 19		function	1F1L, 1F1H: Interrupt request	When operating a timer, serial interface, or A/D converter after standby release, operate it once after clearing the interrupt request flag. An interrupt request flag may be set by noise.	p. 481		
C		flag regi	flag registers	When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IFOL.0 = 0," or "_asm("clr1 IFOL, 0")," because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1). If a program is described in C language using an 8-bit memory manipulation instruction such as "IFOL &= 0xfe;" and compiled, it becomes the assembler of three instructions. mov a, IFOL and a, #0FEH mov IFOL, a In this case, even if the request flag of another bit of the same interrupt request flag register (IFOL) is set to 1 at the timing between "mov a, IFOL" and "mov IFOL, a", the flag is cleared	p. 482		
				to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.			
			MKOL, MKOH, MK1L, MK1H: Interrupt mask flag registers	Be sure to set bit 7 of MK1L and bits 1 to 7 of MK1H to 1.	p. 483		
			PR0L, PR0H, PR1L, PR1H: Priority specification flag registers	Be sure to set bit 7 of PR1L and bits 1 to 7 of PR1H to 1.	p. 484		

					(19	9/23)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
19	Soft	Interrupt	EGP, EGN:	Be sure to clear bit 7 of EGP and EGN to 0.	p. 485	
Chapter 19	0	function	External interrupt rising edge, falling edge enable registers	Select the port mode by clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.	p. 485	
			Software interrupt request	Do not use the RETI instruction for restoring from the software interrupt.	p. 489	
			BRK instruction	The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.	p. 493	
ter 20	Soft	Key interrupt function	KRM: Key return mode register	If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1.	p. 495	
Chapter				If KRM is changed, the interrupt request flag may be set. Therefore, disable interrupts and then change the KRM register. Clear the interrupt request flag and enable interrupts.	p. 495	
				The bits not used in the key interrupt mode can be used as normal ports.	p. 495	
Chapter 21	Culapter 21 Soft	Standby function	Standby function	The STOP mode can be used only when the CPU is operating on the main system clock. The subsystem clock oscillation cannot be stopped. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.	p. 496	
C				When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction.	p. 496	
				The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.	p. 496	
			OSTC: Oscillation	After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.	p. 497	
			stabilization time counter status register	The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows. • Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.	p. 497	
	Hard			The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).	p. 497	
	Soft		OSTS: Oscillation stabilization time	To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before executing the STOP instruction.	p. 498	
			select register	Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.	p. 498	
				<ul> <li>The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.</li> <li>Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.</li> </ul>	p. 498	
	Hard			The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).	p. 498	
	Soft		STOP mode	Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.	p. 504	

			1		(20	)/23)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 21	Soft	Standby function	STOP mode	To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.	p. 506	
				Even if "internal low-speed oscillator can be stopped by software" is selected by the option byte, the internal low-speed oscillation clock continues in the STOP mode in the status before the STOP mode is set. To stop the internal low-speed oscillator's oscillation in the STOP mode, stop it by software and then execute the STOP instruction.	p. 506	
				To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC).	p. 506	
				If the STOP instruction is executed when AMPH = 1, supply of the CPU clock is stopped for 4.06 to 16.12 $\mu$ s after the STOP mode is released when the internal high-speed oscillation clock is selected as the CPU clock, or for the duration of 160 external clocks when the high-speed system clock (external clock input) is selected as the CPU clock.	p. 506	
Chapter 22	Hard	Reset function	-	For an external reset, input a low level for 10 $\mu$ s or more to the RESET pin.	p. 510	
				During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input and external subsystem clock input become invalid.	p. 510	
				When the STOP mode is released by a reset, the STOP mode contents are held during reset input. However, the port pins become high-impedance, except for P130, which is set to low-level output.	p. 510	
			Block diagram of reset function	An LVI circuit internal reset does not reset the LVI circuit.	p. 511	
			Watchdog timer overflow	A watchdog timer internal reset resets the watchdog timer.	p. 512	
	Soft		RESF: Reset control flag register	Do not read data by a 1-bit memory manipulation instruction.	p. 518	
Chapter 23	Soft	Power-on- clear circuit	_	If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.	p. 519	
				Set the low-voltage detector by software after the reset status is released (see CHAPTER 24 LOW-VOLTAGE DETECTOR).	pp. 521 522	, 🗌
			In 2.7 V/1.59 V POC mode	A voltage oscillation stabilization time of 1.93 to 5.39 ms is required after the supply voltage reaches 1.59 V (TYP.). If the supply voltage rises from 1.59 V (TYP.) to 2.7 V (TYP.) within 1.93 ms, the power supply oscillation stabilization time of 0 to 5.39 ms is automatically generated before reset processing.	p. 522	
			Cautions for power-on-clear circuit	In a system where the supply voltage ( $V_{DD}$ ) fluctuates for a certain period in the vicinity of the POC detection voltage ( $V_{POC}$ ), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.	p. 523	
Chapter 24	Soft	Low-voltage detector	LVIM: Low- voltage detection register	<ul> <li>To stop LVI, follow either of the procedures below.</li> <li>When using 8-bit memory manipulation instruction: Write 00H to LVIM.</li> <li>When using 1-bit memory manipulation instruction: Clear LVION to 0.</li> </ul>	p. 527	
	Hard			Input voltage from external input pin (EXLVI) must be EXLVI < VDD.	p. 527	
	Soft			After an LVI reset has been generated, do not write values to LVIS and LVIM when LVION = 1.	p. 527	
				When using LVI as an interrupt, if LVION is cleared (0) in a state below the LVI detection voltage, an INTLVI signal is generated and LVIIF becomes 1.	p. 528	

	_				(	1/23)
Chapter	Classification	Function	Details of Function	Cautions	Pag	e
Chapter 24	Soft		LVIS: Low-voltage detection level selection register	Be sure to clear bits 4 to 7 to "0".	p. 528	
				Do not change the value of LVIS during LVI operation.	p. 528	
				When an input voltage from the external input pin (EXLVI) is detected, the detection voltage (VEXLVI = 1.21 V (TYP.)) is fixed. Therefore, setting of LVIS is not necessary.	p. 528	
				After an LVI reset has been generated, do not write values to LVIS and LVIM when LVION = 1.	p. 528	
			reset (When ti detecting level of supply voltage (Vop)) When used as reset (When ti detecting level of input voltage from external input pin	<1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <4>.	p. 530	
				If supply voltage (V_DD) $\geq$ detection voltage (V_LVI) when LVIMD is set to 1, an internal reset signal is not generated.	p. 530	
				<1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.	p. 533	
				If input voltage from external input pin (EXLVI) $\geq$ detection voltage (V <sub>EXLVI</sub> = 1.21 V (TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.	p. 533	
	Hard			Input voltage from external input pin (EXLVI) must be EXLVI < VDD.	p. 533	
			When used as interrupt (When detecting level of input voltage from external input pin (EXLVI))	Input voltage from external input pin (EXLVI) must be EXLVI < V₅.	p. 538	
	Soft		Cautions for low- voltage detector	In a system where the supply voltage (V <sub>DD</sub> ) fluctuates for a certain period in the vicinity of the LVI detection voltage (V <sub>LVI</sub> ), the operation is as follows depending on how the low- voltage detector is used. (1) When used as reset The system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (1) below. (2) When used as interrupt Interrupt requests may be frequently generated. Take (b) of action (2) below.	p. 540	
Chapter 25	Soft	Option byte	0082H, 0083H/ 1082H, 1083H	Be sure to set 00H to 0082H and 0083H (0082H/1082H and 0083H/1083H when the boot swap function is used).	p. 543	
			0080H/1080H	Set a value that is the same as that of 0080H to 1080H because 0080H and 1080H are switched during the boot swap operation.	p. 543	
			0081H/1081H	POCMODE can only be written by using a dedicated flash memory programmer. It cannot be set during self-programming or boot swap operation during self-programming (at this time, 1.59 V POC mode (default) is set). However, because the value of 1081H is copied to 0081H during the boot swap operation, it is recommended to set a value that is the same as that of 0081H to 1081H when the boot swap function is used.	p. 543	
				Be sure to set 00H (disabling on-chip debug operation) to 0084H for products not equipped with the on-chip debug function ( $\mu$ PD78F0521, 78F0522, 78F0523, 78F0524, 78F0525, 78F0526, and 78F0527). Also set 00H to 1084H because 0084H and 1084H are switched during the boot operation.	p. 544	
				To use the on-chip debug function with a product equipped with the on-chip debug function ( $\mu$ PD78F0527D), set 02H or 03H to 0084H. Set a value that is the same as that of 0084H to 1084H because 0084H and 1084H are switched during the boot operation.	p. 544	
			0080H/1080H	The combination of WDCS2 = WDCS1 = WDCS0 = 0 and WINDOW1 = WINDOW0 = 0 is prohibited.	p. 545	
				The watchdog timer continues its operation during self-programming and EEPROM emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.	p. 545	

			Γ		(22	/23)
Chapter	Classification	Function	Details of Function	Cautions	Page	Э
Chapter 25	Soft	Option byte	0080H/1080H	If LSROSC = 0 (oscillation can be stopped by software), the count clock is not supplied to the watchdog timer in the HALT and STOP modes, regardless of the setting of bit 1 (LSRSTOP) of the internal oscillation mode register (RCM). When 8-bit timer H1 operates with the internal low-speed oscillation clock, the count clock is supplied to 8-bit timer H1 even in the HALT/STOP mode. Be sure to clear bits 7 to 0.	p. 545 p. 545	
			0081H/1081H	Be sure to clear bits 7 to 1 to "0".	p. 546	
26	Soft	register Operation Processin P31 pins Selecting communic mode Security s	memory size switching register, IXS: internal expansion RAM size switching	Be sure to set each product to the values shown in Table 26-1 after a reset release.	p. 548	
oter	S			Be sure to set each product to the values shown in Table 26-2 after a reset release.	p. 550	
Chapter				To set the memory size, set IMS and then IXS. Set the memory size so that the internal ROM and internal expansion RAM areas do not overlap.	pp. 548, 550	
			Operation clock	Only the internal high-speed oscillation clock (fRH) can be used when CSI10 is used.	p. 558	
				Only the X1 clock (fx) or external main system clock ( $f_{\text{EXCLK}}$ ) can be used when UART6 is used.	p. 558	
			Processing of X1, P31 pins	<ul> <li>For products without an on-chip debug function and with the flash memory of 48 KB or more (μPD78F0524, 78F0525, 78F0526, 78F0527), and having a product rank of "I", "K", or "E", and for the product with an on-chip debug function (μPD78F0527D), connect P31/INTP2/OCD1A and P121/X1/OCD0A as follows when writing the flash memory with a flash memory programmer.</li> <li>P31/INTP2/OCD1A: Connect to V<sub>SS</sub> via a resistor (10 kΩ: recommended).</li> <li>P121/X1/OCD0A: When using this pin as a port, connect it to V<sub>SS</sub> via a resistor (10 kΩ: recommended) (in the input mode) or leave it open (in the output mode).</li> </ul>	p. 559	
			communication	programming. When UART6 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash memory programmer after the FLMD0 pulse has been received.	p. 561	
-	Soft Hard		Security settings	After the security setting for the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written, because the erase command is disabled.	p. 563	
				If a security setting that rewrites boot cluster 0 has been applied, boot cluster 0 of that device will not be rewritten.	p. 563	
				When executing boot swapping, do not use the E.P.V. command with the dedicated flash memory programmer.	pp. 565, 566, 574	
			Flash memory programming by	The self-programming function cannot be used when the CPU operates with the subsystem clock.	p. 567	
-			self-programming	Input a high level to the FLMD0 pin during self-programming.	p. 567	
				Be sure to execute the DI instruction before starting self-programming. The self-programming function checks the interrupt request flags (IF0L, IF0H, IF1L, and IF1H). If an interrupt request is generated, self-programming is stopped.	p. 567	
				Self-programming is also stopped by an interrupt request that is not masked even in the DI status. To prevent this, mask the interrupt by using the interrupt mask flag registers (MK0L, MK0H, MK1L, and MK1H).	p. 567	
				Allocate the entry program for self-programming in the common area of 0000H to 7FFFH.	p. 567	
Chapter 27	Hard	On-chip debug function (μPD78F 0527D only)	μPD78F0527D	The $\mu$ PD78F0527D has an on-chip debug function. Do not use this product for mass production because its reliability cannot be guaranteed after the on-chip debug function has been used, given the issue of the number of times the flash memory can be rewritten. NEC Electronics does not accept complaints concerning this product.	p. 576	

					(23/23)		
Chapter	Classification	Function	Details of Function	n Cautions			
r 27	Hard	On-chip	When OCD0A/X1 and OCD0B/X2	Input the clock from the OCD0A/X1 pin during on-chip debugging.	p. 576		
Chapter	-	<ul> <li>debug</li> <li>function</li> <li>(μPD78F</li> <li>0527D only)</li> </ul>	are used	Control the OCD0A/X1 and OCD0B/X2 pins by externally pulling down the OCD1A/P31 pin or by using an external circuit using the P130 pin (that outputs a low level when the device is reset).	p. 576		
29, 30, 31, 32	Hard	Electrical specifications	μPD78F0527D	The $\mu$ PD78F0527D has an on-chip debug function. Do not use this product for mass production because its reliability cannot be guaranteed after the on-chip debug function has been used, given the issue of the number of times the flash memory can be rewritten. NEC Electronics does not accept complaints concerning this product.	p. 592 🗌		
Chapters 2			Absolute maximum ratings	Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.	pp. 592, 593, 614, 615, 634, 635, 655, 656		
					characteristics above • Ke • Do • Do • Alw • Do	<ul> <li>When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.</li> <li>Keep the wiring length as short as possible.</li> <li>Do not cross the wiring with the other signal lines.</li> <li>Do not route the wiring near a signal line through which a high fluctuating current flows.</li> <li>Always make the ground point of the oscillator capacitor the same potential as Vss.</li> <li>Do not ground the capacitor to a ground pattern through which a high current flows.</li> <li>Do not fetch signals from the oscillator.</li> </ul>	pp. 594, 🔲 616, 636, 657
				Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.	pp. 594, 🔲 616, 636, 657		
			XT1 oscillator characteristics	<ul> <li>When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance</li> <li>Keep the wiring length as short as possible.</li> <li>Do not cross the wiring with the other signal lines.</li> <li>Do not route the wiring near a signal line through which a high fluctuating current flows.</li> <li>Always make the ground point of the oscillator capacitor the same potential as Vss.</li> <li>Do not ground the capacitor to a ground pattern through which a high current flows.</li> <li>Do not fetch signals from the oscillator.</li> </ul>	pp. 595, 🗌 617, 637, 658		
				The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.	pp. 595, 617, 637, 658		
			Oscillator constants	The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD2 so that the internal operation conditions are within the specifications of the DC and AC characteristics.	pp. 596, 🗍 597		
Chapter 34	Hard	Recommende d soldering conditions	_	Do not use different soldering methods together (except for partial heating).	p. 678 🗌		
Chapter 35	Soft	Wait	-	When the CPU is operating on the subsystem clock and the peripheral hardware clock is stopped, do not access the registers listed above using an access method in which a wait request is issued.			

# E.1 Major Revisions in This Edition

		(1/4
Page	Description	Classification
Throughout	Addition of (A2) standard products	(d)
	μPD78F0521GB(A2)-GAG-AX, 78F0522GB(A2)-GAG-AX, 78F0523GB(A2)-GAG-AX, 78F0524GB(A2)-GAG-AX, 78F0525GB(A2)-GAG-AX, 78F0527GB(A2)-GAG-AX, 78F0527GB(A2)-GAG-AX	
	(A) grade products: Under development $\rightarrow$ Under mass production	
CHAPTER 2 F	PIN FUNCTIONS	
p. 36	Addition of description of QB-MINI2 to Remark 2 in 2.2.4 P30 to P33 (port 3)	(d)
p. 38	Addition of description of QB-MINI2 to Remark 2 in 2.2.8 P120 to P124 (port 12)	(d)
CHAPTER 4	MEMORY BANK SELECT FUNCTION (#PD78F0526, 78F0527, AND 78F0527D ONLY)	
p. 95	Modification of Software example in 4.4.3 Subroutine call between memory banks	(a)
CHAPTER 5 F	PORT FUNCTIONS	
p. 110	Addition of description on QB-MINI2 to Remark 2, in 5.2.4 Port 3	(d)
p. 117	Addition of description on QB-MINI2 to Remark 2, in 5.2.8 Port 12	(d)
p. 129	Addition of description on QB-MINI2 to Table 5-5 Settings of Port Mode Register and Output Latch When Using Alternate Function	
CHAPTER 6 (	CLOCK GENERATOR	
p. 148	Addition of Notes 1 and 2 to Figure 6-12 Clock Generator Operation When Power Supply Voltage Is Turned On (When 1.59 V POC Mode Is Set (Option Byte: POCMODE = 0))	
p. 159	Addition of Note to Figure65-14 CPU Clock Status Transition Diagram (When 1.59 V POC Mode Is Set (Option Byte: POCMODE = 0))	
CHAPTER 7 1	I6-BIT TIMER/EVENT COUNTER 00	
Entire chapter	<ul> <li>TO00 pin output → TO00 output</li> <li>Addition of TO00 output in block diagram</li> </ul>	(a, c)
p. 178	Addition of explanation to Figure 7-8 Format of 16-bit Timer Output Control Register 00 (TOC00)	(c)
p. 180	Addition of Notes 1 and 2 to and modification of Note 3 in Figure 7-9 Format of Prescaler Mode Register 00 (PRM00)	(b, c)
p. 229	Addition of explanation to 7.5.1 Rewriting CR010 during TM00 operation	(C)
CHAPTER 8 8	B-BIT TIMER/EVENT COUNTERS 50 AND 51	
Entire chapter	<ul> <li>TO50 pin output → TO50 output, TO51 pin output → TO51 output</li> <li>Addition of TO50, TO51 output in block diagram</li> </ul>	(a, c)
p. 238	Addition of Notes 1 and 2 to Figure 8-5 Format of Timer Clock Selection Register 50 (TCL50)	(b, c)
p. 239	Addition of Notes 1 and 2 to Figure 8-6 Format of Timer Clock Selection Register 51 (TCL51)	(b, c)
р. 240	Addition of Caution 4 to Figure 8-7 Format of 8-bit Timer Mode Control Register 50 (TMC50) and Figure 8-8 Format of 8-bit Timer Mode Control Register 51 (TMC51)	(b, c)

 $\label{eq:result} \textbf{Remark} \quad \text{``Classification'' in the above table classifies revisions as follows.}$ 

Page	Description	Classificatio
CHAPTER 9 8-BIT T	IMERS H0 AND H1	
Entire chapter	<ul> <li>TOH0 pin output → TOH0 output, TOH1 pin output → TOH1 output</li> <li>Addition of TOH0, TOH1 output in block diagram</li> <li>Partial modification of description on PWM output</li> </ul>	(a, c)
p. 257	Addition of Notes 1 and 2 and Caution 3 to Figure 9-5 Format of 8-bit Timer H Mode Register 0 (TMHMD0)	(b, c)
pp. 259, 260	Addition of Notes 1 and 2 and Caution 4 to Figure 9-6 Format of 8-bit Timer H Mode Register 1 (TMHMD1)	(b, c)
p. 272	Addition of Remark to Figure 9-13 Transfer Timing	(C)
pp. 275, 276	Addition of Remark to Figure 9-15 Carrier Generator Mode Operation Timing	(C)
CHAPTER 10 WATC	CH TIMER	
p. 281	Addition of Note to Figure 10-2 Format of Watch Timer Operation Mode Register (WTM)	(b, c)
CHAPTER 12 CLOC	K OUTPUT CONTROLLER	•
p. 293	Addition of Note 1 to Figure 12-2 Format of Clock Output Selection Register (CKS)	(b, c)
CHAPTER 13 A/D C	ONVERTER	•
p. 298	Modification of Figure 13-3 Format of A/D Converter Mode Register (ADM)	(C)
p. 298	Modification of Table 13-1 Settings of ADCS and ADCE	(c)
p. 299	Modification of Figure 13-4 Timing Chart When Comparator Is Used	(c)
CHAPTER 14 SERIA	AL INTERFACE UARTO	
p. 319	Modification of Figure 14-1 Block Diagram of Serial Interface UART0	
pp. 324, 325	Addition of Note 1 to and modification of Note 2 in Figure 14-4 Format of Baud Rate Generator Control Register 0 (BRGC0)	(b, c)
p. 334	Addition of Notes 1 and 2 to Table 14-4 Set Value of TPS01 and TPS00	(b, c)
CHAPTER 15 SERIA	AL INTERFACE UART6	
p. 344	Modification of Figure 15-4 Block Diagram of Serial Interface UART6	(C)
p. 350	Addition of Notes 1 and 2 to and modification of Note 3 in Figure 15-8 Format of Clock Selection Register 6 (CKSR6)	(b, c)
p. 371	Addition of Notes 1 and 2 to Table 15-4 Set Value of TPS63 to TPS60	(b, c)
CHAPTER 16 SERIA	AL INTERFACE CSI10	
pp. 381, 382	Addition of Notes 1 and 2 to Figure 16-3 Format of Serial Clock Selection Register 10 (CSIC10)	(b, c)
CHAPTER 17 SERIA	AL INTERFACE IICO	
p. 395	Addition of Caution to 17.1 Functions of Serial Interface IIC0	(c)
p. 412	Addition of Notes 1 and 2 to Table 17-2 Selection Clock Setting	(b)
CHAPTER 18 MULT	IPLIER/DIVIDER (µPD78F0524, 78F0525, 78F0526, 78F0527, AND 78F0527D ONLY)	
p. 466	Addition of Caution before 18.1 Functions of Multiplier/Divider	(c)
CHAPTER 19 INTEF	RUPT FUNCTIONS	
p. 477	Modification of Note 4 in Table 19-1 Interrupt Source List	(c)
p. 480	Modification of Note 4 to Table 19-2 Flags Corresponding to Interrupt Request	(C)

**Remark** "Classification" in the above table classifies revisions as follows.

Page	Description	Classificatio
CHAPTER 23	POWER-ON-CLEAR CIRCUIT	•
p. 521	Modification of Notes 1 and 2 in and addition of Note 3 to Figure 23-2 Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector (1/2)	(d)
p. 522	Modification of Note 1 in Figure 23-2 Timing of Generation of Internal Reset Signal by Power- on-Clear Circuit and Low-Voltage Detector (2/2)	(d)
CHAPTER 24	LOW-VOLTAGE DETECTOR	
p. 526	Modification of explanation in 24.3 (1) Low-voltage detection register (LVIM)	(C)
o. 527	Addition of Notes 1 and 4 and Cautions 3 and 4 to Figure 24-2 Format of Low-Voltage Detection Register (LVIM)	(c)
o. 528	Modification of explanation in 24.3 (2) Low-voltage detection level selection register (LVIS)	(c)
o. 528	Addition of Notes 1 and 2 and Caution 4 to Figure 24-3 Format of Low-Voltage Detection Level Selection Register (LVIS)	(c)
op. 536, 537	Addition of Note 3 to Figure 24-7 Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Supply Voltage (VDD))	(c)
o. 539	Addition of Note 3 to Figure 24-8 Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Input Voltage from External Input Pin (EXLVI))	(c)
op. 541, 542	Modification of Figure 24-9 Example of Software Processing After Reset Release	(c)
CHAPTER 25	OPTION BYTE	
o. 543	Modification of explanation in 25.1 (2) 0081H/1081H	(d)
CHAPTER 26	FLASH MEMORY	
op. 565, 566	Addition of Caution to Table 26-12 Processing Time for Each Command When PG-FP4 Is Used (Reference)	(c)
pp. 569 to 573	Modification of Table 26-13 Processing Time for Self Programming Library and Table 26-14 Interrupt Response Time for Self Programming Library	
o. 574	Addition of Caution to 26.10.1 Boot swap function	
o. 574	Modification of and addition of Remark to Figure 26-17 Boot Swap Function	(c)
o. 575	Modification of Figure 26-18 Example of Executing Boot Swapping	(c)
CHAPTER 27	ON-CHIP DEBUG FUNCTION (#PD78F0527D ONLY)	
o. 576	Revision of 27.1 Connecting QB-78K0MINI or QB-MINI2 to µPD78F0513D	(c, d)
o. 578	Addition of 27.2 Reserved Area Used by QB-78K0MINI and QB-MINI2	(c)
CHAPTER 29	ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS)	1
op. 592	<ul> <li>Absolute Maximum Ratings</li> <li>Addition of REGC pin input voltage</li> <li>Addition of FLMD0 pin to condition of input voltage (V<sub>11</sub>)</li> </ul>	(b)
o. 595	Internal Oscillator Characteristics <ul> <li>Modification of TYP. value of internal high-speed oscillation clock frequency (fвн) when RSTS = 0</li> </ul>	(b)
op. 601, 602	<ul> <li>DC Characteristics</li> <li>Modification of Notes 1 and 2 and addition of Note 4 to supply current</li> <li>Modification of A/D converter operating current (IADC)</li> </ul>	(b)
o. 603	<ul> <li>AC Characteristics (1) Basic operation</li> <li>Addition of peripheral hardware clock frequency (fPRS)</li> <li>Modification of external main system clock input high-level width, low-level width (fxclkH, fxclkL)</li> <li>Modification of eternal subsystem clock input high-level width, low-level width (fxclkSH, fxclkSL)</li> <li>Addition of Note 2</li> </ul>	(b)

**Remark** "Classification" in the above table classifies revisions as follows.

Page	Description	Classification
pp. 606 to 608	<ul> <li>AC Characteristics (2) Serial interface</li> <li>Revision of (c) IIC0 and (d) CSI10 (master mode, SCK10 internal clock output)</li> <li>Modification of delay time from SCK10↓ to SO10 output (tkso2) in (e) CSI10 (slave mode, SCK10 external clock output)</li> <li>Modification of IIC0 serial transfer timing diagram</li> </ul>	(b)
CHAPTER 30	ELECTRICAL SPECIFICATIONS ((A) GRADE PRODUCTS)	
p. 614	<ul> <li>Absolute Maximum Ratings</li> <li>Addition of REGC pin input voltage</li> <li>Addition of FLMD0 pin to condition of input voltage (V<sub>11</sub>)</li> </ul>	(b)
p. 617	Internal Oscillator Characteristics <ul> <li>Modification of TYP. value of internal high-speed oscillation clock frequency (f<sub>RH</sub>) when RSTS = 0</li> </ul>	(b)
pp. 621, 622	<ul> <li>DC Characteristics</li> <li>Modification of MAX. value of supply current in operating mode (IDD1) and HALT mode (IDD2), during subsystem clock oscillation</li> <li>Modification of Notes 1 and 2 and addition of Note 4 to supply current</li> <li>Modification of A/D converter operating current (IADC)</li> </ul>	
p. 623	<ul> <li>AC Characteristics (1) Basic operation</li> <li>Addition of peripheral hardware clock frequency (fPRs)</li> <li>Modification of external main system clock input high-level width, low-level width (fexclkh, fexclkl)</li> <li>Modification of external subsystem clock input high-level width, low-level width (fexclksh, fexclksl)</li> <li>Addition of Note 2</li> </ul>	
pp. 626 to 628	<ul> <li>AC Characteristics (2) Serial interface</li> <li>Revision of (c) IIC0</li> <li>Modification of IIC0 serial transfer timing diagram</li> </ul>	
p. 633	Modification of number of rewrites per chip (Cenwr) in <b>Flash Memory Programming</b> Characteristics	(b)
CHAPTER 31	ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: $T_A = -40$ to +110°C)	
p. 634	Addition of chapter	(b, d)
CHAPTER 32	ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: $T_A = -40$ to $+125$ °C)	
p. 655	Addition of chapter	(b, d)
APPENDIX A	DEVELOPMENT TOOLS	
p. 682	Modification of Note 4 in Figure A-1 Development Tool Configuration (1/3)	(c, d)
p. 688	Modification of Remark 1 in A.5.1 When using in-circuit emulator QB-78K0KX2	(d)

**Remark** "Classification" in the above table classifies revisions as follows.

# E.2 Revision History of Preceding Editions

Here is the revision history of the preceding editions. Chapter indicates the chapter of each edition.

dition	Description	Chapter				
d	Addition of <b>Note</b> on a product with on-chip debug function to and modification of operating ambient temperature in <b>1.1 Features</b>	CHAPTER 1 OUTLINE				
	Addition of special grade products supporting automotive equipment to 1.2 Applications					
	Modification of 1.3 Ordering Information					
	Addition of Note to and modification of Caution 1 in 1.4 Pin Configuration (Top View)					
	Modification of the following items on the function list in <b>1.5 78K0/Kx2 Series Lineup</b> • Supply voltage range of internal low-speed oscillation clock • Detection voltage of POC • Operating ambient temperature					
	Addition of pin to "On-chip debug" in 1.6 Block Diagram					
	Modification of the following items in <b>1.7 Outline of Functions</b> • Oscillation frequency range of high-speed system clock • Supply voltage range of internal low-speed oscillation clock • Operating ambient temperature	CHAPTER 2 PIN				
	Modification of outline of timer in 1.7 Outline of Functions					
	Modification of Table 2-1 Pin I/O Buffer Power Supplies					
	Addition of Note to 2.1 Pin Function List	FUNCTIONS				
	Modification of descriptions in 2.2.11 AVREF					
	Addition of Caution to 2.2.14 REGC					
	Addition of Caution 2 to 3.1 Memory Space	CHAPTER 3 CPU ARCHITECTURE				
	Modification of Table 3-1 Set Values of Internal Memory Size Switching Register (IMS) and Internal Expansion RAM Size Switching Register (IXS)					
	Modification of Figure 3-1 Memory Map (µPD78F0521) to Figure 3-8 Memory Map (µPD78F0527D)					
	Modification of description in (3) Option byte area and (5) On-chip debug security ID setting area ( $\mu$ PD78F0527D only) in 3.1.1	-				
	Modification of description in 3.1.2 Memory bank (µPD78F0526, 78F0527, and 78F0527D only)					
	Addition of Note to Figure 3-14 Correspondence Between Data Memory and Addressing ( $\mu$ PD78F0526) and Figure 3-15 Correspondence Between Data Memory and Addressing ( $\mu$ PD78F0527, 78F0527D)					
	Addition to description in 3.3 Instruction Address Addressing					
	Addition to description in 3.3.2 Immediate addressing	]				
	Addition to description in 3.3.3 Table indirect addressing					
	Addition to description in 3.4.3 Direct addressing					
	Modification of [Description example] in 3.4.4 Short direct addressing					
	Addition to description in 3.4.6 Register indirect addressing					
	Addition to description in 3.4.7 Based addressing					
	Addition to description in 3.4.8 Based indexed addressing					

Edition	Description	Chapter		
2nd	Addition of chapter	CHAPTER 4 MEMORY BANK SELECT FUNCTION (μPD78F0526, 78F0527, AND 78F0527D ONLY)		
	Modification of Table 5-1 Pin I/O Buffer Power Supplies       C         Addition of Note to Table 5-2 Port Functions       F			
	Addition of Caution to 5.2.2 Port 1			
	Addition of description to <b>5.2.3 Port 2</b> and addition of <b>Table 5-4 Setting Functions of</b> <b>P20/ANI0 to P27/ANI7 Pins</b>			
	Addition of Remark to and modification of Caution in 5.2.8 Port 12			
	Modification of Figure 5-18 Block Diagram of P120			
	Modification of Figure 5-19 Block Diagram of P121 to P124	]		
	Addition of a figure to Remark in 5.2.9 Port 13			
	Addition of (4) A/D port configuration register (ADPC) to 5.3 Registers Controlling Port Function			
	Modification of Figure 4-18 Block Diagram of P121 to P124			
	Modification of oscillation frequency range X1 oscillator and external main system clock in 6.1 (1) Main system clock	CHAPTER 6 CLOCK		
	Addition to description in 6.1 (3) Internal low-speed oscillation clock	GENERATOR		
	Modification of Figure 6-1 Block Diagram of Clock Generator	-		
	Modification of Figure 6-3 Format of Processor Clock Control Register (PCC)			
	Addition of 6.3 (3) Setting of operation mode for subsystem clock pin			
	Modification of description in 6.3 (8) Oscillation stabilization time select register (OSTS)			
	Modification of oscillation frequency range in 6.4.1 X1 oscillator			
	Modification of description in 6.4.3 When subsystem clock is not used			
	Addition of Figure 6-12 Clock Generator Operation When Power Supply Voltage Is Turned On (When 1.59 V POC Mode Is Set (Option Byte: POCMODE = 0))			
	Addition of Figure 6-13 Clock Generator Operation When Power Supply Voltage Is Turned On (When 2.7 V/1.59 V POC Mode Is Set (Option Byte: POCMODE = 1))			
	Modification of 6.6.1 Controlling high-speed system clock			
	Modification of 6.6.2 Example of controlling internal high-speed oscillation clock			
	Modification of 6.6.3 Example of controlling subsystem clock			
	Modification of description in Table 6-4 Clocks Supplied to CPU and Peripheral Hardware, and Register Setting	-		
	Addition of Remark to Figure 6-14 CPU Clock Status Transition Diagram (When 1.59 V POC Mode Is Set (Option Byte: POCMODE = 0))			
	<ul> <li>Modification of the following items in Table 6-5 CPU Clock Transition and SFR Register</li> <li>Setting Examples <ul> <li>(3) CPU operating with subsystem clock (D) after reset release (A)</li> <li>(4) CPU clock changing from internal high-speed oscillation clock (B) to high-speed system clock (C)</li> <li>(5) CPU clock changing from internal high-speed oscillation clock (B) to subsystem clock (D)</li> <li>(7) CPU clock changing from high-speed system clock (C) to subsystem clock (D)</li> </ul> </li> </ul>			

dition	Description	Chapter		
2nd	Modification of Table 6-6 Changing CPU Clock	CHAPTER 6 CLOCK GENERATOR		
	Addition of 6.6.8 Time required for switchover of CPU clock and main system clock			
	Addition of 6.6.9 Conditions before clock oscillation is stopped			
	Addition of 6.6.10 Peripheral Hardware and Source Clocks			
	Revision of chapter	CHAPTER 7 16- BIT TIMER/EVENT COUNTERS 00		
	Modification of description in 8.2 (2) 8-bit timer compare register 5n (CR5n)	CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51		
	Modification of Figure 9-2 Block Diagram of 8-Bit Timer H1	CHAPTER 9 8-BIT		
	Modification of description in (1) 8-bit timer H compare register 0n (CMP0n) and (2) 8-bit time r H compare register 1n (CMP1n) in 9.2	TIMERS H0 AND H1		
	Modification of Figure 9-6 Format of 8-Bit Timer H Mode Register 1 (TMHMD1)			
	Modification of Figure 9-12 (e) Operation by changing CMP1n (CMP1n = $02H \rightarrow 03H$ , CMP0n = A5H)			
	Modification of description in 9.4.3 Carrier generator operation (8-bit timer H1 only)			
	Addition of <3> to Figure 9-13 Transfer Timing			
	Addition of <8> to Setting in 9.4.3			
	Modification of (a) Operation when CMP01 = N, CMP11 = N and (b) Operation when CMP01 = N, CMP11 = M in Figure 9-15			
	Modification of description in Figure 9-15 (c) Operation when CMP11 is changed			
	Modification of description in 11.1 Functions of Watchdog Timer	CHAPTER 11		
	Addition to description in and addition of Caution 4 to 11.4.1 Controlling operation of watchdog timer	WATCHDOG TIMER		
	Addition of Note 1 and Caution to Figure 12-2 Format of Clock Output Selection Register (CKS)	CHAPTER 12 CLOCK OUTPUT CONTROLLER		
	Modification of the following items in 13.2 Configuration of A/D Converter         (2) Sample & hold circuit         (3) Series resistor string         (5) Successive approximation register (SAR)         (9) AVREF pin	CHAPTER 13 A/D CONVERTER		
	Addition to Caution 1 in and addition of Caution 4 to Table 13-2 A/D Conversion Time Selection			
	Modification of Cautions 2 and 3 in Figure 13-8 Format of Analog Input Channel Specification Register (ADS)			
	Modification of description in 13.3 (5) A/D port configuration register (ADPC)	]		
	Modification of Cautions 1 and 2 in Figure 13-9 Format of A/D Port Configuration Register (ADPC)			
	Modification of Table 13-3 Setting Functions of ANI0/P20 to ANI7/P27 Pins	]		
	Modification of 13.4.1 Basic operations of A/D converter	]		
	Modification of description in Figure 13-11 Basic Operation of A/D Converter	]		
	Modification of expression in 13.4.2 Input voltage and conversion results			
	Modification of description in 13.4.3 A/D converter operation mode			

dition	Description	Chapter			
nd	<ul> <li>Modification of the description of the following items in 13.6 Cautions for A/D Converter</li> <li>(1) Operating current in STOP mode</li> <li>(4) Noise countermeasures</li> <li>(6) Input impedance of ANI0 to ANI7 pins</li> </ul>	CHAPTER 13 A/E CONVERTER			
	(11) Internal equivalent circuit				
	Addition of maximum transfer rate and Caution 4 to 14.1 (2) Asynchronous serial interface (UART) mode				
	Addition of Caution 1 to 14.2 (3) Transmit shift register 0 (TXS0)	INTERFACE			
	Addition of Caution 5 to Figure 14-2 Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0)	UART0			
	Modification of description in 14.3 (2) Asynchronous serial interface reception error status register 0 (ASIS0)				
	Modification of Caution 1 in Figure 14-9 Reception Completion Interrupt Request Timing				
	Addition of Table 14-4 Set Value of TPS01 and TPS00				
	Addition of maximum transfer rate and Cautions 4 and 5 to 15.1 (2) Asynchronous serial interface (UART) mode	CHAPTER 15 SERIAL			
	Modification of Figure 15-1 LIN Transmission Operation INTERFACE				
	Modification of Figure 15-2 LIN Reception Operation	UART6			
	Addition of Caution 3 to 15.2 (3) Transmit buffer register 6 (TXB6)				
	Addition of Cautions 4 and 5 to Figure 15-5 Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6)				
	Modification of description in 15.3 (2) Asynchronous serial interface reception error status register 6 (ASIS6)				
	Addition of Caution 6 to Figure 15-10 Format of Asynchronous Serial Interface Control Register 6 (ASICL6)				
	Modification of description in 15.3 (7) Input switch control register (ISC)				
	Modification of Caution 1 in 15.4.2 (2) (e) Normal reception				
	Addition of Table 15-4 Set Value of TPS63 to TPS60				
	Modification of Figure 16-1 Block Diagram of Serial Interface CSI10	CHAPTER 16			
	Modification of Note 2 in Figure 16-2 Format of Serial Operation Mode Register 10 (CSIM10)	SERIAL			
	Modification of Caution 2 in Figure 16-3 Format of Serial Clock Selection Register 10 (CSIC10)	INTERFACE CSI1			
	Modification of Note 1 of CSIM10 in 16.4.1 (1) Register used				
	Addition of (b) Type 3: CKP10 = 1, DAP10 = 0 and (d) Type 4: CKP10 = 1, DAP10 = 1 to Figure 16-7 Output Operation of First Bit				
	Addition of (b) Type 3: CKP10 = 1, DAP10 = 0 and (d) Type 4: CKP10 = 1, DAP10 = 1 in Figure 16-8 Output Value of SO10 Pin (Last Bit)				
	Modification of Figure 17-1 Block Diagram of Serial Interface IIC0	CHAPTER 17			
	Addition of Caution 2 to 17.2 (1) IIC shift register 0 (IIC0) and addition to description in (2) Slave address register 0 (SVA0)	SERIAL INTERFACE IIC0			
	Addition of 17.2 (13) Stop condition generator	1			
	Addition of description to IICE0 and addition of Caution to Figure 17-5 Format of IIC Control Register 0 (IICC0) (1/4)				

(5	/1	3)

Edition	Description	Chapter
2nd	Addition of Note 2 to Figure 17-5 Format of IIC Control Register 0 (IICC0) (2/4)	CHAPTER 17 SERIAL INTERFACE IIC0
	Addition of description to STT0 in Figure 17-5 Format of IIC Control Register 0 (IICC0) (3/4)	
	Addition of clearing condition to STCF and IICBSY in Figure 17-7 Format of IIC Flag Register 0 (IICF0)	
	Modification of description in 17.3 (4) IIC clock selection register 0 (IICCL0)	
	Modification of description in 17.3 (6) I <sup>2</sup> C transfer clock setting method	
	Modification of Table 17-2 Selection Clock Setting	
	Addition of cause that ACK is not returned to 17.5.4 Acknowledge (ACK)	
	Addition of 17.5.7 Canceling wait	
	Modification of Table 17-6 Wait Periods and Figure 17-20 Communication Reservation Timing	
	Modification of Table 17-7 Wait Periods	
	Addition of (4) to (6) to 17.5.15 Other cautions	
	Modification of 17.5.16 (1) Master operation (single-master system) and (2) Master operation (multi-master system)	
	Modification of Figure 17-25 Slave Operation Flowchart (1) and Figure 17-26 Slave Operation Flowchart (2)	
	Addition of Note to (a) (i) When WTIM0 = 0 to and modification of (ii) When WTIM0 = 1 in 17.5.17 (1) Master device operation	
	Addition of Notes 1 to 3 to (b) (i) When WTIM0 = 0 in 17.5.17 (1) Master device operation	
	Addition of Note to (c) (i) When WTIM0 = 0 in 17.5.17 (1) Master device operation	
	Modification of the value of the following items of IICS0 register in 17.5.17 (2) (d) (i) When WTIM0 = 0 (after restart, does not match with address (= not extension code))	
	<ul> <li>(2) (d) (ii) When WTIM0 = 1 (after restart, does not match with address (= not extension code))</li> <li>(3) (d) (i) When WTIM0 = 0 (after restart, does not match with address</li> </ul>	
	<ul> <li>(= not extension code))</li> <li>(3) (d) (ii) When WTIM0 = 1 (after restart, does not match with address</li> </ul>	
	<ul> <li>(= not extension code))</li> <li>(6) (d) (ii) Extension code</li> <li>(6) (e) When loss occurs due to stop condition during data transfer</li> <li>(6) (h) (ii) When WTIM0 = 1</li> </ul>	
	Addition of description to 17.5.17 (5) Arbitration loss operation (operation as slave after arbitration loss) and (6) Operation when arbitration loss occurs (no communication after arbitration loss)	
	Addition of description when (i) When WTIM0 = 0 to the following items in 17.5.17 (6) Operation when arbitration loss occurs (no communication after arbitration loss) (f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition	
	<ul> <li>(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition</li> <li>(h) When arbitration loss occurs due to low-level data when attempting to generate a</li> </ul>	
	stop condition	

101	<b>י</b> ח ו
(0/)	131

	Develot	(6/1
ition	Description	Chapter
2nd	Modification of Figure 17-27 Example of Master to Slave Communication (When 9-Clock	CHAPTER 17 SERIAL
	Wait Is Selected for Both Master and Slave) and Figure 17-28 Example of Slave to Master Communication (When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for	INTERFACE IIC0
	Slave)	
	Modification of Figure 18-7. Timing Chart of Division Operation (DCBA2586H + 0018H)	CHAPTER 18 MULTIPLIER/ DIVIDER (µPD78F0524, 78F0525, 78F0526 78F0527, AND 78F0527D ONLY)
	Modification of Caution 3 in 21.1.1 Standby function	CHAPTER 21
	Modification of description in 21.1.2 (2) Oscillation stabilization time select register (OSTS)	STANDBY FUNCTION
	Addition of clock output to items in and addition of <b>Note</b> to <b>Table 21-1 Operating Statuses in</b> <b>HALT Mode</b>	
	Modification of Figure 21-4 HALT Mode Release by Reset	
	Addition of clock output to items in Table 21-3 Operating Statuses in STOP Mode	-
	Modification of Figure 21-5 Operation Timing When STOP Mode Is Released	
	Modification of Figure 21-7 STOP Mode Release by Reset	
	Modification of Figure 22-2 Timing of Reset by RESET Input	CHAPTER 22 RESET FUNCTION
	Modification of Figure 22-3 Timing of Reset Due to Watchdog Timer Overflow	
	Modification of Figure 22-4 Timing of Reset in STOP Mode by RESET Input	
	Addition of clock output and buzzer output to items in Table 22-1 Operation Statuses During Reset Period	
	Modification of table in Note of Table 22-2 Hardware Statuses After Reset Acknowledgment (3/3)	
	Addition of description of 2.7 V/1.59 V POC mode to 23.1 Functions of Power-on-Clear Circuit	CHAPTER 23 POWER-ON-
	Modification of 23.3 Operation of Power-on-Clear Circuit	CLEAR CIRCUIT CHAPTER 24 LOW-VOLTAGE DETECTOR
	Modification of Figure 23-3 Example of Software Processing After Reset Release (1/2)	
	Modification of Figure 24-1 Block Diagram of Low-Voltage Detector	
	Modification of Figure 24-3 Format of Low-Voltage Detection Level Selection Register (LVIS)	
	Addition of (2) In 2.7 V/1.59 V POC mode (option byte: POCMODE = 1) to Figure 24-5 Timing of Low-Voltage Detector Internal Reset Signal Generation (Detects Level of Supply Voltage (VDD))	
	Modification of (1) In 1.59 V POC mode (option byte: POCMODE = 0) in and addition of (2) In 2.7 V/1.59 V POC mode (option byte: POCMODE = 1) to Figure 24-7 Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Supply Voltage (VDD))	
	Modification of Figure 24-8 Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Input Voltage from External Input Pin (EXLVI))	
	Modification of Figure 24-9 Example of Software Processing After Reset Release (1/2)	]

|--|

Edition	Description	(7/13) Chapter
2nd	Modification of description in 25.1 Functions of Option Bytes	CHAPTER 25
	Modification of <b>Note</b> in and addition of setting of area 0081H/1081H to 0084H/1084H to <b>Figure</b> <b>25-1 Format of Option Byte</b>	OPTION BYTE
	Modification of description example of software for setting the option bytes	
	Addition of Caution to Figure 26-1 Format of Internal Memory Size Switching Register (IMS)	CHAPTER 26 FLASH MEMORY
	Addition of Caution to Figure 26-2 Format of Internal Expansion RAM Size Switching Register (IXS)	
	Modification of value of VDD in Figure 26-3 Example of Wiring Adapter for Flash Memory Writing in 3-Wire Serial I/O (CSI10) Mode	
	Modification of value of VDD in Figure 26-4 Example of Wiring Adapter for Flash Memory Writing in UART (UART6) Mode	
	Modification of transfer rate in (1) CSI10 and (2) UART6 in 26.5	
	Modification of transfer rate in Speed column of Table 26-7 Communication Modes	
	Addition of 26.8 Security Settings	
	Modification of 26.9.1 Boot swap function	
	Modification of Figure 26-18 Example of Executing Boot Swapping	
	Revision of chapter	CHAPTER 27 ON- CHIP DEBUG FUNCTION (µPD78F0527D ONLY)
	Revision of chapter	CHAPTER 29 ELECTRICAL SPECIFICATIONS (TARGET)
	Addition of package drawing	CHAPTER 30 PACKAGE DRAWINGS
	Modification of <conditions clocks="" for="" maximum="" minimum="" number="" of="" wait=""> of A/D converter in Table 31-1 Registers That Generate Wait and Number of CPU Wait Clocks</conditions>	CHAPTER 31 CAUTIONS FOR WAIT
	Addition of (2) When using the on-chip debug emulator QB-78K0MINI to Figure A-1 Development Tool Configuration	APPENDIX A DEVELOPMENT
	Addition of A.5.2 When using on-chip debug emulator QB-78K0MINI	TOOLS
	Addition of chapter	APPENDIX B NOTES ON TARGET SYSTEM DESIGN
	Addition of chapter	APPENDIX D REVISION HISTORY
4th	Addition of (A) standard products	Throughout
	μPD78F0521GB(A)-GAG-AX, 78F0522GB(A)-GAG-AX, 78F0523GB(A)-GAG-AX, 78F0524GB(A)-GAG-AX, 78F0525GB(A)-GAG-AX, 78F0526GB(A)-GAG-AX, 78F0527GB(A)-GAG-AX	
	Extending value range of capacitor ("0.47 $\mu$ F: target" $\rightarrow$ "0.47 to 1 $\mu$ F: recommended)	]
	Change of power supply voltage inclination tPTH from "0.5 V/ms (MAX.)" to "0.5 V/ms (MIN.)"	

	0	4	<u>م</u>
(	8/		3)

Edition	Description	(8/13 Chapter
4th	Addition of following related documents of device • 78K0/Kx2 Flash Memory Programming (Programmer) Application Note • 78K0/Kx2 Flash Memory Self Programming User's Manual • PG-FPL3 Flash Memory Programmer User's Manual	INTRODUCTION
	Deletion of description concerning production process division management from <b>1.1</b> Features	CHAPTER 1 OUTLINE
	Change of 1.3 Ordering Information	
	Deletion of description concerning production process division management from <b>1.5</b> <b>78K0/Kx2 Series Lineup</b>	
	Deletion of description concerning production process division management from <b>1.7 Outline</b> of Functions	
	Addition of Caution 2, Note, and Remark 1 to 2.2.4 P30 to P33 (port 3)	CHAPTER 2 PIN
	Addition of Caution, Note, and Remark 1 to 2.2.8 P120 to P124 (port 12)	FUNCTIONS
	Addition of following contents to <b>Table 2-2 Pin I/O Circuit Types</b> • Addition of <b>Notes 2</b> and <b>3</b> and <b>Remark</b> to P31/INTP2/OCD1A pin • Addition of <b>Notes 2</b> and <b>5</b> and <b>Remark</b> to P121/X1/OCD0A pin • Addition of <b>Note 4</b> to FLMD0 pin • Addition of connection of RESET pin when not used	
	Addition of Note 1 in Table 3-1 Set Values of Internal Memory Size Switching Register (IMS) and Internal Expansion RAM Size Switching Register (IXS)	CHAPTER 3 CPU ARCHITECTURE
	Addition of <b>Remark</b> and block number figure to <b>Figures 3-1 Memory Map (μPD78F0521)</b> to <b>3-8 Memory Map (μPD78F0527D)</b>	
	Addition of Table 3-2 Correspondence Between Address Values and Block Numbers of Flash Memory	
	Addition of Note 3 to Table 3-7 Special Function Register List (4/4)	
	Addition of 4.2 Difference in Representation of Memory Space	CHAPTER 4 MEMORY BANK SELECT FUNCTION (µPD78F0526, 78F05277, AND 78F05277 ONLY)
	Change of setting of digital input and output in <b>Table 5-4</b> Setting Functions of P20/ANI0 to P27/ANI7 Pins	CHAPTER 5 PORT FUNCTIONS
	Addition of Caution to 5.2.3 Port 2	
	Addition of Caution 2, Note, and Remark 1 to 5.2.4 Port 3	
	Addition of Caution 2, Note, and Remark 1 to 5.2.8 Port 12	
	Addition of Caution to Figure 5-22 Format of Port Mode Register	
	Addition of Note to Figure 5-23 Format of Port Register	
	Change of setting of digital input and output in <b>Table 5-6</b> Setting Functions of ANI0/P20 to ANI7/P27 Pins	
	Addition of 5.6 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)	
	Addition of OR circuit to Figure 6-1 Block Diagram of Clock Generator	CHAPTER 6
	Change of <b>Cautions 2</b> and <b>3</b> (description concerning stopping time of supplying CPU clock) in <b>Figure 6-2</b> Format of Clock Operation Mode Select Register (OSCCTL)	CLOCK GENERATOR
	Addition of description of external clock input to 6.4.1 X1 oscillator and 6.4.2 XT1 oscillator	
	Change of voltage oscillation stabilization time and reset processing time in and addition of Note 1 concerning waiting for oscillation accuracy stabilization to Figure 6-12 Clock Generator Operation When Power Supply Voltage Is Turned On (When 1.59 V POC Mode Is Set (Option Byte: POCMODE = 0))	

(9/13)
--------

Edition	Description	(9/13) Chapter
4th	Addition of <b>Caution 1</b> and waiting time for oscillation accuracy stabilization to and change of reset processing time in <b>Figure 6-13 Clock Generator Operation When Power Supply</b> Voltage Is Turned On (When 2.7 V/1.59 V POC Mode Is Set (Option Byte: POCMODE = 1))	CHAPTER 6 CLOCK GENERATOR
	Partial change (CPU clock supply stop time when AMPH = 1) of Note in 6.6.1 (1) <1> Setting frequency (OSCCTL register) and 6.6.1 (2) <1> Setting frequency (OSCCTL register)	
	Change of <b>Remark</b> in <b>Figure 6-14</b> CPU Clock Status Transition Diagram (When 1.59 V POC Mode Is Set (Option Byte: POCMODE = 0))	
	Change of CPU clock supply stop time when AMPH = 1 in <b>Table 6-6 Changing CPU Clock</b>	
	Change of Remark 2 in Table 6-7 Time Required for Switchover of CPU Clock and Main System Clock Cycle Division Factor	
	Addition of (iii) Setting range when CR000 or CR010 is used as a compare register	CHAPTER 7 16-
	Partial change of description of bits 3 and 2 (TMC003, TMC002) in Figure 7-5 Format of 16- Bit Timer Mode Control Register 00 (TMC00)	BIT TIMER/EVENT COUNTERS 00
	Change of (c) 16-bit timer output control register 00 (TOC00) of Figure 7-17 Example of Register Settings for Square-Wave Output Operation	
	Change of timing chart in <b>Figure 7-18 Example of Software Processing for Square-Wave Output Function</b>	
	Change of (c) 16-bit timer output control register 00 (TOC00) of Figure 7-20 Example of Register Settings in External Event Counter Mode	
	Change of Figure 7-21 Example of Software Processing in External Event Counter Mode	
	Change of <b>Figure 7-35 Timing Example of Free-Running Timer Mode</b> (CR000: Compare Register, CR010: Capture Register) (change of figure to that where CR000 = 0000H)	
	Change of Caution in Figure 7-41 Example of Register Settings for PPG Output Operation	
	Change of Caution in Figure 7-44 Example of Register Settings for One-Shot Pulse Output Operation	
	Change of restrictions on operations as external event counter, as PPG output, and as one- shot pulse output in Table 7-3 Restrictions for Each Channel of 16-Bit Timer/Event Counter 00	
	Change of Caution 3 in Figure 8-7 Format of 8-Bit Timer Mode Control Register 50	CHAPTER 8 8-BIT
	(TMC50) and Figure 8-8 Format of 8-Bit Timer Mode Control Register 51 (TMC51)	TIMER/EVENT COUNTERS 50 AND 51 CHAPTER 9 8-BIT TIMER/EVENT COUNTERS H0 AND H1
	Change of set value of TMC5n in Setting <1> in 8.4.2 Operation as external event counter	
	Change of Caution in Figure 9-3 Format of 8-bit Timer H Compare Register 0n (CMP0n)	
	Partial addition of description to 9.2 (2) 8-bit timer H compare register 1n (CMP1n)	
	Change of Caution 1 of Figure 9-5 Format of 8-Bit Timer H Mode Register 0 (TMHMD0) and Figure 9-6 Format of 8-Bit Timer H Mode Register 1 (TMHMD1)	
	Partial change of description of RMC1 and NRZB1 bits in and addition of <b>Caution</b> to <b>Figure 9-</b> 7 Format of 8-Bit Timer H Carrier Control Register 1 (TMCYC1)	
	Change of (c) Operation when CMP0n = 00H in Figure 9-10 Timing of Interval Timer/Square-Wave Output Operation	
	Partial change of description of RMC1 and NRZB1 bits in 9.4.3 (2) Carrier output control	
	Change of Caution 5 of 11.4.1 Controlling operation of watchdog timer, Caution 2 of Table 11-3. Setting of Overflow Time of Watchdog Timer, and Caution 2 of Table 11-4. Setting Window Open Period of Watchdog Timer	CHAPTER 11 WATCHDOG TIMER
	Change of setting of digital input and output in Table 13-3 Setting Functions of ANI0/P20 to ANI7/P27 Pins	CHAPTER 13 A/D CONVERTER

Edition	Description	Chapter
4th	Change of maximum transfer rate in 14.1 Functions of Serial Interface UART0	CHAPTER 14
	Addition of setting data when target baud rate is 312500 bps and 625000 bps to <b>Table 14-5</b> Set Data of Baud Rate Generator	SERIAL INTERFACE UART0
	Change of maximum transfer rate in 15.1 Functions of Serial Interface UART6	CHAPTER 15
	Change of output clock selection range and <b>Remark 2</b> in <b>Figure 15-9</b> Format of Baud Rate Generator Control Register 6 (BRGC6)	
	Partial change of description in 15.4.3 (2) Generation of serial clock	UART6
	Addition of data to be set where target baud rate is 625000 bps to and change of <b>Remark</b> in <b>Table 15-5 Set Data of Baud Rate Generator</b>	
	Addition of error if division ratio (k) is 4 to <b>Table 15-6 Maximum/Minimum Permissible Baud</b> <b>Rate Error</b>	
	Partial change of condition in which STCEN bit is cleared in Figure 17-7 Format of IIC Flag Register 0 (IICF0)	CHAPTER 17 SERIAL
	Addition of descriptions (1) Master operation in single master system, (2) Master operation in multimaster system, and (3) Slave operation to 17.5.16 Communication operations	
	Partial change of Figure 17-23 Master Operation in Single-Master System	
	Partial change of Figure 17-25 Slave Operation Flowchart (1)	
	Addition of Note 4 to Table 19-1 Interrupt Source List	CHAPTER 19
	Addition of Note 4, 5, and 7 to 9 to Table 19-2 Flags Corresponding to Interrupt Request Sources	INTERRUPT FUNCTIONS
	Change of Figure 21-3 HALT Mode Release by Interrupt Request Generation	CHAPTER 21
	Addition of oscillation accuracy stabilization time to and change of reset processing time in Figure 21-4 HALT Mode Release by Reset	STANDBY FUNCTION
	Change of description, addition of <b>Note 1</b> and change of <b>Caution 4</b> (description concerning stopping time of supplying CPU clock) in <b>Table 21-3 Operating Statuses in STOP Mode</b>	
	Change of Figure 21-5 Operation Timing When STOP Mode Is Released (When Unmasked Interrupt Request Is Generated)	
	Change of Figure 21-6 STOP Mode Release by Interrupt Request Generation	
	Addition of oscillation accuracy stabilization time to and change of reset processing time in Figure 21-7 STOP Mode Release by Reset	
	Addition of oscillation accuracy stabilization time to Figures 22-2 Timing of Reset by RESET Input to 22-4 Timing of Reset in STOP Mode by RESET Input, change of reset processing time	CHAPTER 22 RESET FUNCTIO
	Addition of Note 4 in Table 22-2 Hardware Statuses After Reset Acknowledgment (1/3)	
	Partial change of description in 23.1 Functions of Power-on-Clear Circuit and 23.3 Operation of Power-on-Clear Circuit	CHAPTER 23 POWER-ON-
	Change of voltage stabilization wait time and reset processing time in and addition of oscillation accuracy stabilization wait time and Note 3 to (1) In 1.59 V POC mode (option byte: POCMODE = 0) in Figure 23-2 Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector	CLEAR CIRCUIT
	Change of reset processing time in and addition of oscillation accuracy stabilization wait time and Caution 2 to (2) In 2.7 V/1.59 V POC mode (option byte: POCMODE = 1) in Figure 23-2 Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low- Voltage Detector	
	Change and addition of description in 24.1 Functions of Low-Voltage Detector	CHAPTER 24
	Change of description of LVIMD bit in Figure 24-2 Format of Low-Voltage Detection Register (LVIM)	LOW-VOLTAGE DETECTOR

Edition	Description	Chapter
4th	Change and addition of description in 24.4 Operation of Low-Voltage Detector	CHAPTER 24
	Change of description in 24.4.2 (1) When detecting level of supply voltage ( $V_{DD}$ ) and (2) When detecting level of input voltage from external input pin (EXLVI)	LOW-VOLTAGE DETECTOR
	Change of Figure 24-7 Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Supply Voltage (VDD)) and Figure 24-8 Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Input Voltage from External Input Pin (EXLVI))	
	Change of description in (2) When used as interrupt in 24.5 Cautions for Low-Voltage Detector	
	Addition of Caution to (1) 0080H/1080H and (2) 0081H/1081H in 25.1 Functions of Option Bytes	CHAPTER 25 OPTION BYTE
	Change of Caution 2 in Figure 25-1 Format of Option Byte (1/2)	
	Addition of Note 1 in Table 26-1 Internal Memory Size Switching Register Settings	CHAPTER 26
	Addition of Note in Table 26-2 Internal Expansion RAM Size Switching Register Settings	FLASH MEMORY
	Change of Note 2 in Table 26-3 Wiring Between 78K0/KD2 and Dedicated Flash Memory Programmer	
	Addition of Note to Figure 26-4 Example of Wiring Adapter for Flash Memory Writing in UART (UART6) Mode	
	Addition of Note to Figure 26-7 Communication with Dedicated Flash Memory Programmer (UART6)	
	Change of description to 26.5 (2) UART6	
	Change of Note 1 in Table 26-4 Pin Connection	
	Addition of <b>Caution 3</b> , <b>Note</b> , and <b>Remark</b> to and change of description in <b>26.6.6 Other signal pins</b>	
	Addition of description to 26.6.7 Power supply	
	Change of Table 26-7 Communication Modes	
	Change of Table 26-8 Flash Memory Control Commands	
	Partial change of description in and addition of description to 26.8 Security Settings	
	Change of Table 26-10 Relationship Between Enabling Security Function and Command	
	Change of Table 26-11 Setting Security in Each Programming Mode	
	Addition of 26.9 Processing Time for Each Command When PG-FP4 Is Used (Reference)	
	Deletion of Caution 5 from 25.10 Flash Memory Programming by Self-Programming	
	Change of Figure 26-16 Flow of Self Programming (Rewriting Flash Memory)	
	Addition of Table 26-13 Processing Time and Interrupt Response Time for Self Programming Sample Library	
	Partial change of boot start position in Figure 26-17 Boot Swap Function	
	Addition of recommended resistance to Note of Figure 27-1 Connection Example of QB-78K0MINI and $\mu$ PD78F0527D (When OCD0A/X1 and OCD0B/X2 Are Used) and Figure 27-2 Connection Example of QB-78K0MINI and $\mu$ PD78F0527D (When OCD1A/P31 and OCD1B/P32 Are Used)	CHAPTER 27 ON- CHIP DEBUG FUNCTION (µPD78F0527D
	Addition of Figure 27-3 Connection of FLMD0 Pin for Self Programming or On-Chip Debugging	ONLY)
	<ul> <li>Change of following items of Absolute Maximum Ratings</li> <li>Output current, high (addition of values of P20 to P27 and P121 to P124)</li> <li>Output current, low (addition of values of P20 to P27 and P121 to P124)</li> <li>Storage temperature</li> </ul>	CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS)

dition	Description	Chapter
	Addition of Note 2 in X1 Oscillator Characteristics	CHAPTER 29
	Addition of value when RSTS = 0 to 8 MHz internal oscillator in <b>Internal Oscillator</b> <b>Characteristics</b>	ELECTRICAL SPECIFICATIONS
	Change of MIN. value in condition where 1.8 V $\leq$ V <sub>DD</sub> < 2.7 V of internal low-speed oscillation clock frequency (f <sub>RL</sub> ) in <b>Internal Oscillator Characteristics</b>	(STANDARD PRODUCTS)
	Addition of recommended oscillator for X1 oscillation and XT1 oscillation and oscillator constants	-
	<ul> <li>Change of following items of DC Characteristics</li> <li>Input voltage, high (addition of EXCLK and EXCLKS in conditions of V<sub>IH1</sub> and addition of V<sub>IH4</sub>)</li> <li>Input voltage, low (addition of EXCLK and EXCLKS in conditions of V<sub>IL1</sub> and change of values of P60 to P62)</li> <li>Output voltage, low (addition of values in this condition: P60 to P63, 2.7 V ≤ V<sub>DD</sub> &lt; 4.0 V, IoL1</li> </ul>	
	<ul> <li>= 5.0 mA)</li> <li>Input leakage current, high (addition of FLMD0 and RESET in conditions of ILIH1)</li> <li>Input leakage current, low (addition of FLMD0 and RESET in conditions of ILIL1)</li> <li>Input voltage, high (addition of EXCLK and EXCLKS in conditions of VIH1 and addition of VIH4)</li> <li>Pull-up resistor (change of condition)</li> </ul>	
	<ul> <li>Supply current (change of values when square wave is input in operation mode and HALT mode, and addition of values for oscillator connection. Addition of values where T<sub>A</sub> = -40 to +70°C in STOP mode. Addition of Note 7. Change of Notes 1, 2, 4, 5 and 8.)</li> <li>A/D converter operating current (addition of values while converter is not operating (when comparator operates))</li> <li>LVI operating current (change of MAX. value)</li> </ul>	
	<ul> <li>Change of following items of AC Characteristics</li> <li>External main system clock input high-level width, low-level width in (1) Basic operation</li> <li>External subsystem clock input high-level width, low-level width in (1) Basic operation</li> <li>TI000, TI010, TI001, TI011 input high-level width, low-level width (addition of values in condition where 1.8 V ≤ V<sub>DD</sub> &lt; 2.7 V) in (1) Basic operation</li> <li>Addition of Note 2 in (1) Basic operation</li> <li>Figure of AC Timing Test Points</li> <li>Transfer rate (change of values) in (2) Serial interface (a) UART6 and (b) UART0</li> </ul>	
	Addition of MIN. and MAX. values as detection voltages of external input pin in LVI Circuit Characteristics	
	Addition of <b>Note 1</b> and value of write time to <b>Basic Characteristics</b> of <b>Flash Memory</b> <b>Programming Characteristics</b> . Deletion of "(2) Serial write operation characteristics" of old edition, and introduction of other manual	
	Addition of chapter	CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A) GRADE PRODUCTS, TARGET)
	Addition of the package drawings of (A) grade products	CHAPTER 31 PACKAGE DRAWINGS
	Addition of chapter	CHAPTER 32 RECOMMENDED SOLDERING CONDITIONS
	Addition of Note 1 and (3) When using the on-chip debug emulator with programming function QB-MINI2 to Figure A-1 Development Tool Configuration	APPENDIX A DEVELOPMENT TOOLS

		(13/13)
Edition	Description	Chapter
4th	Addition of description to Note 1 of A.2 Language Processing Software	APPENDIX A
	Addition of FP-LITE3, FA-78F0547GC-UBT-MX and FA-78F0547GK-8EU-MX and <b>Remark 2</b> to <b>A.4 Flash Memory Programming Tools</b>	DEVELOPMENT TOOLS
	Addition of A.4.2 When using on-chip debug emulator with programming function QB- MINI2 and A.5.3 When using on-chip debug emulator with programming function QB- MINI2	
	Addition of chapter	APPENDIX D LIST OF CAUTIONS
	Addition of E.2 Revision History of Preceding Editions	APPENDIX E REVISION HISTORY

For further information, please contact:

### **NEC Electronics Corporation**

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111

http://www.necel.com/

## [America]

#### NEC Electronics America, Inc. 2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A.

Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

#### [Europe]

#### NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/ Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

## United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française 9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex

France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

# Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

#### [Asia & Oceania]

#### NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

### Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

#### Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

#### NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

#### NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

#### NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

#### NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706